View S5D2650_343415.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

S5D2650 Data Sheet MULTISTANDARD VIDEO DECODER/SCALER
The S5D2650 converts analog NTSC, PAL or SECAM video in composite, S-video, or component format to digitized component video. Output data can be selected for CCIR 601 or square pixel sample rates in either YCbCr or RGB formats. The digital video can be scaled down in both the horizontal and vertical directions. The S5D2650 also decodes Intercast, Teletext, Closed Caption, and SMPTE data with a built-in bit data slicer. Digitized CVBS data can be output directly during VBI for external processing. 100 PQFP
MULTIMEDIA VIDEO
FEATURES
* Accepts NTSC-M/N/4.43, PAL-M/N/B/G/H/I/D/K/L and SECAM formats with auto detection * 6 analog inputs: 2 S-video, 4 composite, or 2 3-wire YPbPr component video * YPbPr Progressive input support(720x480p) * 3-line luma and chroma comb filters including adaptive luma comb for NTSC * Programmable luma bandwidth, brightness, and edge enhancement * Programmable saturation chroma bandwidth, contrast, hue, and Device S5D2650 Package 100 PQFP Temperature Range 0~+70C ORDERING INFORMATION
* High quality horizontal and vertical down scaler * Intercast, Teletext and Closed Caption decoding with built-in bit slicer * Direct output of digitized CVBS during VBI for Intercast application * Analog square pixel or CCIR 601 sample rates * Output in 4:4:4, 4:2:2, or 4:1:1 YCbCr component, or 24-bit or 16-bit RGB formats with dithering * YCbCr 4:2:2 output can be 8 or 16 bits wide with embedded timing reference code support for 8-bit mode * Simultaneous scaled and non-scaled digital output ports outputs for 8-bit mode. * Direct access to scaler via bi-directional digital port. * Programmable Gamma correction table * Programmable timing signals * Industry standard IIC interface
APPLICATIONS
* Multimedia * Digital Video * Video Capture/Editing * LCD-TV * Surveillance system
RELATED PRODUCTS
* KS0123 MULTISTANDARD VIDEO ENCODER * KS0125 MULTISTANDARD VIDEO ENCODER * KS0127B VIDEO DECODER
PAGE 1 OF 95 ELECTRONICS
7/18/03
MULTIMEDIA VIDEO
R\T}vugv pgpceu dvut pgq
ffq fkr cxcg xcx ux xcjg xcj Tuj Suj dvtqr cvtqr Tme me
vnkh
KjoXYWPVTJ ncvOz
e zwo f Ng qQk f vugv
Pi v eQeic KnnrQqvfJPi e nOn
k
j
eTk
Rzgc Szgc vcfu mneu
KzvvQeeJ f kdx Ke Nvtd
c fee p gee R\Y}e R\Y}{
K di t S\S\V T\T\VQV\V\V NXWXtkeeJ h q i H Pe u e Ku f xQjJ u
Troq
pJ h e fT Kvcu Nj fJ r e r cown IefcOU eic e
zwo
Y}xzg
k
Stec Rtec Sdec Rdec S{c R{c
f d n eQ{ k XWXtkee
PAGE 2 OF 95
S5D2650 Data Sheet
BLOCK DIAGRAM
ELECTRONICS
7/18/03
##
#
#
#
#
# ## ## ## ## ##
#
#
#
#
# ## ## ## ## ##
& ## $$% ## $ ## #$
## #$ # #$ # #$ # #$
## #%% ## #$$ ## #$$ ##
$ ##
## ## ## # #%%
#
#%%
#
#
#
#
PIN ASSIGNMENT - 100 PQFP
S5D2650 Data Sheet
% $# # & '"$ &'& '
#$ #$ ## #%%
##
#
#
#
##
#
#
#
ELECTRONICS
MULTIMEDIA VIDEO
PAGE 3 OF 95
7/18/03
#
#
#
#
$% $ #%%
#$$ #$ $$%
#% # # #
#%% #%% $
$ $ #%%
#$$ #%%
%%% #$$
#%% % #
$% % $% #$$
#%% %
% $%%%% $
#%% %
%%%
###
% %$$ #% %$ %%% %%% #$$$ # $$$ # #$$$ # $%% $$$ #%$$ $%% #$ $$$ #$ # $%% $%% $%%
# # # #
#%$$ #
#
#
#
# #%% #$$
#$$ #$$ #%%
$$ %$$$$ %$$%
$%%%% #%% %
#%% #%%
#%%
#%% #%%
#%%
#%% #% $%
$
$
#
S5D2650 Data Sheet PIN DESCRIPTI O N
Pin Name Pin # Type Description
MULTIMEDIA VIDEO
ANALOG PINS, Reference CLOCK and RESET AY0 AY1 ACR0 ACR1 ACB0 ACB1 COMP2 FILT XTALI XTALO RSTB 84 86 88 90 92 94 97 99 7 8 10 I I I I I I O O I O I 1 of 4 CVBS or 1of 2 S-video Y inputs or 1of 2 component Y inputs. 1 of 4 CVBS or 1of 2 S-video Y inputs or 1of 2 component Y inputs. 1 of 4 CVBS input or 1 of 2 component Pr input 1 of 4 CVBS input or 1 of 2 component Pr input 1 of 2 S-video C inputs or 1 of 2 component Pb input 1 of 2 S-video C inputs or 1 of 2 component Pb input Internal 1.3 V reference (requires an external 0.1 F capacitor connected to VSS). Loop filter output for PLL Crystal or TTL clock input.(24.576MHz or 26.8MHz) Crystal output. Chip reset. Active low signal.(5V tolerant Input Pin)
INPUT, OUTPUT and Bi-Directional Pins (All output pins can be selectively tri-stated) Y0 - Y7, C0 - C7 45-48,53-56,3339,44 EXV0 - EXV7 HS1 16,27,28,61-63, 68,71 26 O I/O I/O Y[7:0] : Y outputs for CCIR601 or Green out for 24 Bit RGB mode. C[7:0] : Cb/Cr outputs for CCIR601 or Blue out for 24 Bit RGB mode. Expanded digital video I/O port. Red data out for 24 Bit RGB mode or 8 Bit input of CCIR 656 input mode. Programmable horizontal sync signal. When the EXV port is configured as an input, this pin can be programmed as an input. (default : Output) Programmable horizontal sync signal. (Same as HS1) Programmable vertical sync signal. When the EXV port is configured as an input, this pin can be programmed as an input. (default : Output) Programmable horizontal active video signal. Programmable vertical active video signal. Valid pixel data flag for horizontal scale down. Active when output video data is valid. Valid line data flag for vertical scale down. Active when output video line is valid. Odd field flag. Polarity is programmable.
HS2 VS
76 23
O I/O
HAV VAV EHAV EVAV ODD
25 3 5 4 22
O O O O O
PAGE 4 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet PIN DESCRIPTION (Continued)
Pin Name PID OEN CK CK2 CCDAT CCEN 17 15 18 21 73 74 Pin # Type O I I/O O O O Description PAL ID flag. Pahse Alternate Line flag
MULTIMEDIA VIDEO
Output data, timing and clock 3-state output control. (Default : tied to VDD) System clock. (Default : 27MHz output. When the EXV port is used as an input, this can be programmed as an input system clock.) Pixel rate output clock (Default : 13.5 MHz) Sliced VBI data output. Data can be from Closed Caption, Teletext, Intercast, or WSS type encoded data. When high, this pin indicates that valid VBI data is being clocked out at the CCDAT pin or at the digital video output.
MULTI-PURPOSE I/O PORTS PORTA PORTB(SCH) 58 24 I/O I/O Multi-purpose I/O portA. Multi-purpose I/O portB.
HOST INTERFACE SCLK SDAT 75 72 I I/O Serial clock for IIC host interface. (5V tolerant schmitt trigger pin) Serial data for IIC host interface.(5V tolerant schmitt triggered open drain Pins) Device ID selection for IIC host interface.
AEX0 - AEX1
69 - 70
I
POWER AND GROUND VDD3 VDD1 VDDA VDDP VSS 9,20,59 11,12,42,43,66, 67 85,89,93 98 1,2,6,13,14,19, 40,41,49-52,60, 64,65,77-80, 81-83,87,91,95, 96 100 3.3V Digital power supply for input, output buffers. 1.8V Digital power supply for core logic. 3.3V Analog power supply for ADC, AGC and reference circuits. 3.3V Analog power supply for clock generation circuit(PLL). GND Common ground.
VSSP
GND Common ground for PLL.
PAGE 5 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet PIN DESCRIPTION (Continued)
Pin Name TEST TEST0 TEST1 TEST2 SCANEN CKE 29 30 57 31 32 I I I I I Pin # Type Description
MULTIMEDIA VIDEO
Test pin 0. For normal use, this pin should be connected to VSS. Test pin 1. For normal use, this pin should be connected to VSS. Test pin 2. For normal use, this pin should be connected to VSS. SCAN Mode Test pin.For normal use, this pin should be connected to VSS. For Test TBC function. For normal use, this pin should be connected to VSS.
PAGE 6 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet PIN CROSS REFERENCE: NUMERICAL ORDER BY PIN NUMBER
MULTIMEDIA VIDEO
Pin # 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25
Pin Name VSS VSS VAV EVAV EHAV VSS XTALI XTALO VDD3 RST VDD1 VDD1 VSS VSS OEN EXV0 PID CK VSS VDD3 CK2 ODD VS PORTB(SCH) HAV
Pin # 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
Pin Name HS1 EXV1 EXV2 TEST0 TEST1 SCANEN CKE C0 C1 C2 C3 C4 C5 C6 VSS VSS VDD1 VDD1 C7 Y0 Y1 Y2 Y3 VSS VSS
Pin # 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75
Pin Name VSS VSS Y4 Y5 Y6 Y7 TEST2 PORTA VDD3 VSS EXV3 EXV4 EXV5 VSS VSS VDD1 VDD1 EXV6 AEX0 AEX1 EXV7 SDAT CCDAT CCEN SCLK
Pin # 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100
Pin Name HS2 VSS VSS VSS VSS VSS VSS VSS AY0 VDDA AY1 VSS ACR0 VDDA ACR1 VSS ACB0 VDDA ACB1 VSS VSS COMP2 VDDP FILT VSSP
PAGE 7 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet 1. FUNCTIONAL DESCRIPTION
1.1. VIDEO INPUT
MULTIMEDIA VIDEO
The S5D2650 supports complete video decoding of many analog video standards. In addition, the chip can support direct 8-bit YCbCr input for high quality video scaling and other processing.
1.1.1. Analog Video Input Figure 1 shows the detailed block diagram of the analog front end. Up to four composite video sources, two S-video sources, two 3-wire YPbPr component video source, or any combination can be selected. The allowed inputs are selected using the INSEL[2:0] bits in the CMDB register. Table 1 lists all possible input selections. The front end has three paths each containing an analog gain control, a clamping control, and an 8-bit ADC. Composite video input uses only the luma path. The ADC digital data is used to calculate the correct gain and clamp values. The data is feedback to the analog clamping and gain control. This architecture eliminates any offset and gain mismatch in the analog front end.
Figure 1.
Analog Front End
The analog inputs must be AC coupled through an external 0.1 mF capacitor clamp. Due to the high sampling rate of the ADC's inside the S5D2650, most video sources will not require a low-pass filter for alias reduction. For those video sources with harmonics above 13 MHz, a simple single order pole at 6 MHz will provide sufficient high
ELECTRONICS
r n v
i v v
r e v
PAGE 8 OF 95 7/18/03
udxe
XWXtkee
XWXtkee
hrn
efc {
efc e
hrn efc e
Z
P q P i
eic e
eic {
eic e
x Pg
P q q e q e {
ReQTudxe SeQUudxe R{QRudxe S{QSudxe Re Se
S5D2650 Data Sheet
MULTIMEDIA VIDEO
frequency signal reduction. This can be implemented with a 400 pF capacitor in parallel with the 75 load.
Analog Video 0.1 F 75 S5D2650
Figure 2.
Typical Analog Video Input
Table 1: Analog Video Input selections
INSEL[2:0](hex) 0 1 2 3 4 5 6 7 Selected Input(s) AY0 AY1 ACR0 ACR1 AY0,ACB0 AY1,ACB1 AY0,ACB0,ACR0 AY1,ACB1,ACR1 Video Type Composite Composite Composite Composite S-Video S-Video YPbPr component video YPbPr component video
1.1.2. Digital AGC Control The AGC normally references to the ADC code difference between sync tip and back porch. Two sets of sync tip-back porch ADC values are available for different AGC gain requirements: if AGCGN = 0, the sync tip locks to code 2, and the back porch locks to code 70; when AGCGN = 1, the sync tip locks to 16, and the back porch locks to code 70. Video signal with abnormal sync tip or very bright saturated colors may cause the ADC to limit the maximum value. This situation can be corrected by enabling the AGCOVF bit in the CMDB register to force the gain tracking loop to reduce AGC when maximum limiting conditions occur. The AGC may also be programmed to freeze the AGC at the current value by setting the AGCFRZ bit in the CMDB register. Once the AGC is frozen, the gain can be manually adjusted with the AGC register. The tracking time constant for the AGC can be controlled with the AGC_LPG[1:0] bits in the TRACKB register. In addition, the AGC tracking time constant can be configured as 2X faster during acquisition via the AGC_LKG.
1.1.3. Digital Video Input The high quality digital video down scaler in the S5D2650 can be directly accessed via the EXV bi-directional port. The S5D2650 accepts CCIR 656 compliant 8-bit YCbCr digital video input with embedded or external HS, VS timing. Video timing may also be generated by the S5D2650. Data path for 8-bit YCbCr input is shown in Figure 3. Selection of analog video input or digital CCIR 656 data is with the INPSL[1:0] register bits.
PAGE 9 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
1.1.4. Pixel Clock and Timing Mode Selection for Digital Video Input
MULTIMEDIA VIDEO
Pixel clock and synchronization timing can be individually selected to either come from an external generator or be generated internally. In addition, if synchronization is provided by an external source, the S5D2650 supports embedded syncs as defined in CCIR 656, or TTL HS and VS inputs. Selection of pixel clock is via CKDIR bit in CMDD register. Timing selection is through either SYNDIR or EAV bit.
HS1 VS
Timing Control
Y EXV[7:0] Data Demux C
Luma Processing
To Luma Scaler
Chroma Processing From Luma ADC From Cb/Cr ADC
To Chroma Scaler
Figure 3.
8-bit YCbCr Input Data Path
By using an external pixel clock, the reference clock input at XTALI is no longer required. Additional register bits have to be programmed for different selections of pixel clock and timing, which are detailed in Table 2. The following register/bit-settings are required for digital video input: INSEL[2:0] = 6,7 TSTCGN = 1. DMCTL[1:0] = 2 or 3. UGAIN = 238. BRT = 34. SAT = 229. RGBH = UNIT = PED = 1.
Table 2: Digital Video Input Pixel Clock and Timing Selection
Pixel Clock TTL Timing CKDIR *1 0 0 0 1 1 1
*1 *2
Embedded Timing EAV*3 0 1 0 0 1 0 VMEN 1 0 0 1 0 0
Additional Register Programming TSTGPH TSTGEN TSTGFR PIXSEL 0 1 1 0 1 1 1 1 1 1 1 1 3 3 1 3 1 1 0 if input data is at square pixel rate. 1 if input is at CCIR 601 rate. MNFMT 1 1 1 1 1 1 IFMT 0 if input is 50 Hz video. 1 if input is 60 Hz video.
SYNDIR*2 0 0 1 0 0 1
: CKDIR = 0 - CK is output and is internally generated. CKDIR = 1 - CK is input from an external source. : SYNDIR = 0 - HS1 and VS are output. SYNDIR = 1 - HS1 and VS are inputs from external sources. *3 : EAV = 0 - chip will not sync to embedded timing. EAV = 1 - chip will sync to embedded timing.
PAGE 10 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
When in digital input mode, all programmable timing registers (such as HAVB,HAVE, HS2B etc.) are still functional. If HS1 and VS are programmed as inputs, the associated output timing controls such as HS1B,E will have no effect. An example of horizontal timing for digital input is shown in Figure 4.
HS1
Programmable, when an output - Any input phase is acceptable This HS1 location can also come From a 656 SAV code Constant to internal counter reference
EXV[7:0]
80 10 80 10 80 10 U0 Y0 V0 Y1 U2 Y2 V2 Y3 U4 Y4 V4 Y5 U6 Y6 V6 Y7 Ux Yx Vx Yx Ux Yx Vx Yx Vx
Data group delay through chip --
Y[7:0]
Y output for OFMT=2 is shown, any 8 or 16 bit output format is allowed.
80 10 80 10 80 10 U0 Y0 V0 Y1 U2 Y2 V2 Y3 U4 Y4 V4 Y5 U6 Y6 V6 Y7 Ux Yx Vx Yx Ux
Fully programmable HAVB location based on internal counter
HAV -- fully programmable, Defines location of first, last pixel and defines Cb,Y,Cr data location
Fully programmable HAVE location
HAV CK CK2
CK can be input or output
The CK2 output clock phasing is aligned to the HAV leading edge
Figure 4.
Horizontal Timing for EXV Port as Digital Input
1.1.5. Additional Information for Analog Component Video Input For the S5D2650 to correctly set the V component phase in PAL mode analog component video input mode, PORTA (pin 58) need to be connected VSS. PORTA has to be configured as input (DIRA = 0) and connected to the internal CBG signal (DATAA[2:0] = 3). Also S5D2650 supports progressive analog component input. The following registers are required for analog component video input: INSEL[2:0] = 6,7 PROG = 0(interlace), 1(progressive). DATAA[2:0] = 3. CKILL[1:0] = 2. CDMLPF = 1. SAT[7:0] = 79. MNYCMB = 1. YCMBCO[2:0] = 4. TSTCGN = 1. UOFFST[5:4] = VOFFST[5:4] = 3. UOFFST[3:0] = C. VOFFST[3:0] = 2. VGAIN[7:0] = 1D. DMCTL[1:0] = 2 or 3
PAGE 11 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
1.2. VIDEO TRACKING AND TIMING GENERATION
MULTIMEDIA VIDEO
When the S5D2650 is configured for analog video input, the chip tracks the video input and generates a sampling clock that is line locked to the input video. The S5D2650 requires an external reference clock for video tracking. This reference can be supplied via a crystal using the on chip crystal interface or any TTL compatible source. These configurations are shown in Figure 5
1.2.1. Clock Input Timing Reference The S5D2650 can use either a 24.576 MHz or a 26.8 MHz reference. However, it is recommended that the 24.576 MHz reference be used for CCIR 601 operation, and the 26.8 MHz reference be used for square pixel or dual mode operation. Other specifications for the crystal are: * Fundamental or third overtone * Load capacitance of ~20 pF * Series resistance of 40 or less * Frequency deviation of 50 ppm or less over operating temperature range
22 pF 7 22 pF 24.576 MHz 8 5.7 H Optional for 3rd harmonic crystal 391 pF Using a Crystal Using a Clock XTALI S5D2650 XTALO N. C. 87 24.576 MHz TTL Clock 7 XTALI S5D2650 XTALO
Figure 5.
Standard Clock Configurations
1.2.2. The Sampling Clock The sampling clock is generated by multiplying the line rate by N. This ensures that samples are aligned horizontally, vertically and in time. The required N factor for the S5D2650 is based upon the field rate (60 Hz or 50 Hz) and the desired sampling rates (CCIR 601 or square pixel). Field rate can be automatically detected and can be monitored with the FFRDET bit in the STAT register. Manual control of the field rate can be controlled with the MNFMT and IFMT bits. The PIXSEL bit in register CMDA selects CCIR 601 or square pixel. Table 3 shows the constants for the various combinations of input formats and output pixel rates.
PAGE 12 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Table 3: Timing for Different Pixel Rates
CCIR 601 Data Rates M N,B,G,H,I,D,K,K1,L Square Pixel Data Rates M N,B,G,H,I,D,K,K1,L Units
Field Rate Pixels/Line (N) Active Pixels/Line Active Lines/Frame Pixel Rate ADC Sampling Rate
60 858 720 480 13.5 27
50 864 720 580 13.5 27
60 780 640 480 12.27 24.54
50 944 768 580 14.75 29.5
Hz Pixels Pixels Lines MHz MHz
The time constants for the pixel clock tracking loop can be adjusted with the HFSEL[1:0] bits. In addition to providing the pixel clock, the S5D2650 also outputs various timing signals to indicate the beginning of a line, a field, and for field and frame identification. All the timing and clock pins may be optionally put into high impedance state. Tri-state of these pins are software controlled and initial state of these pins at power up is controlled via two configuration pins: 3 and 4. The S5D2650 can generate all the video timing without video input. This enables the S5D2650 to be used as a video timing generator for a system that contains both the S5D2650 for live video input and a MPEG decoder which requires a video timing generator.
1.2.3. Horizontal Timing The S5D2650 creates many internal timing signals aligned to the horizontal sync tip (mid-way of the falling edge of horizontal sync, typically ADC code 36). These include locations of color burst (CBG, CBGW) used in chrominance processing, back porch (BPG), and sync tip timing signals (SLICE, FS_PULSE) used for AGC and clamp functions. SLICE is low whenever the input is below half way level of horizontal sync (typically ADC code 36). FS_PULSE is a single clock pulse coincide with the start of SLICE. One of these internal signals can be made available at the PORTA or PORTB pin at any time. The chip outputs two horizontal synchronization signals: HS1 and HS2. The start and stop locations for these signals are fully programmable. Offset programmed to HSxB, HSxE, and HSxBE0 are added to the default edge locations as shown in Table 4. Note that there are different modulo numbers for different input video standards and output pixel rates.
PAGE 13 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Table 4: Horizontal Timing Signal Edge Locations (in # of CK)
60 Hz Description Signal 50 Hz
CCIR 601 Square Pixel CCIR 601 Square Pixel (modulo 1716) (modulo 1560) (modulo 1728) (modulo 1888) 120 120 72 [139 214] 204 [147 233] 42, 822 [72 214] [24 204] [276 0] 120 72 [164 244] 234 [173 254] 42, 906 [72 244] [24 234] [321 33] 120 72 [178 264] 254 [186 277] 42, 986 [72 264] [24 254] [357 1]
Chip delay Sync gate (1-CK pulse) Back porch gate Color burst gate (1-CK pulse) Wide color burst gate Two pulses per line (1-CK each pulse) Chrominance offset duration Default horizontal sync(int.) Default horizontal active(int.) SYG BPG CBG CBGW FH2 COFF HS1 HAV
72 [157 232] 222 [159 254] 40, 900 [72 232] [24 222] [293 17]
An additional signal, HAV, is provided for horizontal video cropping. This signal has programmable polarity, start and stop locations. Two 11-bit registers, HAVB and HAVE, are used to define the first and last pixel locations of the horizontal portion of the cropped video. Numbers programmed into these registers are used as offset to the default locations as shown in Table 4. Note that even though HAVB and HAVE have 1-CK resolution, the difference between them should be maintained at multiple of 4 CKs for correct output. Table 4 shows the default edge locations relative to the midway of the falling edge of the analog horizontal sync. Note the numbers shown are in multiple of CK clocks. Figure 6 shows the approximate locations for the horizontal timing signals.
PAGE 14 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Analog video input Digital video output Blank
Active video Chip delay
Active video
SLICE FS_PULSE SYG BPG CBG CBGW FH2 HAV HS1,2
Figure 6.
Approximate Locations for the Horizontal Timing Signals
1.2.4. Vertical Timing The vertical timing signals include VS, VAV, ODD, SCH, and PID.The VS is used for identifying the first line of video in the vertical position. The VS leading edge can be programmed to either track the incoming video's serration pulses or to be aligned to the beginning of the video line or half way, as shown in Figure 36 and Figure 37. If VALIGN = 0, the VS leading edge is based on the output of an internal low pass filter, and its location is dependent on the noise conditions of the video input. The trailing edge of VS is locked to either the beginning of the video line or half way. The half way location relative to the beginning of the video line changes depending on current input standard and output format. If VALIGN = 1, the leading edge of the VS is aligned to the beginning of the video line or half way. The trailing edge is always aligned to the beginning of the video line. The VSE bit in the CMDA register can be programmed to shorten the VS falling edge by one horizontal line.The VAV signal is used for vertical cropping. The start and stop lines for VAV are programmable through the VAVB and VAVE registers, respectively.The ODD signal signifies the current field number. When ODD is active, the current field is 1 or 3 (or 5 or 7 if in PAL mode). The leading and trailing edges of ODD can be aligned to either the leading edge of VS (VALIGN = 1) or the trailing edge of VS (VALIGN = 0). The signal may be used in conjunction with SCH and PID to exactly identify the current field. To distinguish between fields 1, 2 verse fields 3, 4 (or fields 1, 2, 3, 4 verse fields 5, 6, 7, 8 for PAL) the phase of the color burst relative to the sync tip must be measured. That information is provided by the PORTB(SCH) pin. The S5D2650 provides the output of a comparator that measures whether the current color burst phase relative to the falling edge of the sync is greater or less than a predetermined constant. This constant is controlled with SCHCMP[3:0]. The polarity of the SCH output pin depends on the current
PAGE 15 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
SCHCMP[3:0] value. The SCH signal changes every video line. The SCH for line 260 is held for the entire vertical blanking period. By using the SCH signal for the same line from each field, proper field identification can be determined. Figure 8 shows field identification values for SCHCMP[3:0]=0. It is important to note that the SCH value is only valid for video signals that have a constant sync tip to color burst relationship. This is not the case with consumer VCRs. .
HS1 (default) ODD FIELD and VALIGN = 0 VS 60 Hz - CCIR 601 = 885, Square = 708 50 Hz - CCIR 601 = 891, Square = 971 ODD 0, except 60 Hz Square = 2
EVEN FIELD or VALIGN = 1 VS 27, except 60 Hz Square = 28 0, except 60 Hz Square = 2 ODD 15, except 60 Hz Square = 14 VAV
HAV
default width for each input standard and output mode 60 Hz - 261 50 Hz - CCIR 601 = 273, Square = 341
EVAV Note: Numbers shown are in CK. Active high polarities are used. Timing shown for VAV and EVAV are with qualifier off.
Figure 7.
Short Term Vertical Timing
PAGE 16 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
VS
ODD
1
2
3
4
SCH
Truth Table FIELD ODD SCH 1 H H 2 L L 3 H L 4 L H Note: ODD and SCH are measured at the trailing edge of VS.
Figure 8.
NTSC Vertical Timing Signals
The PID pin is used to identify whether the current V-axis is inverted in PAL mode. This signal changes at the color burst. By noting this value at the same line of each field, a determination of whether a field is from {1-4} or {5-8} can be made. As with the SCH pin, the S5D2650 is designed to hold the line 260 PID measurement for the entire vertical blank period. This allows easy sampling of the PID or current field identification. The ODD, SCH and PID signals change at different times and more than once within the video fields. Proper data for field identification is determined by latching all three signals at the trailing edge of VS. Figure 9 shows the VS, ODD, SCH, and PID signals and their latched values for each of the 8 possible fields. Figure 10 is the line to line timing diagram for these signals in PAL mode.
VS 2 6 8
ODD
1
3
4
5
7
SCH PID
Truth Table FIELD ODD SCH PID 1 H H H 2 L L L 3 H H L 4 L L H 5 H L H 6 L H L 7 H L L 8 L L H Note: ODD, SCH and PID are measured at the trailing edge of VS (VALIGN = 0).
Figure 9.
PAL Vertical Timing Signals
PAGE 17 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
SCH
ODD
PID
VS HS
Figure 10.
Line to Line VS, SCH and PID Timing (PAL input)
1.3. HORIZONTAL LUMA PROCESSING A simplified block diagram for the luma path is shown in Figure 11.
Contrast Control FROM ADC
Decimation Filter
Horizontal Peaking
Chroma Trap
Programmable Low Pass Filter
Brightness Control
CONT
HYBWR HYBWI
HYPK
CTRAP
HYLPF
BRT
Figure 11.
Horizontal Luma Processing Unit
1.3.1. Luminance DC Gain The S5D2650 can accommodate CCIR 624 M/N/H/G standards, which fall into categories of -40 or -43 sync tip and inclusion or exclusion of 7.5 setup. The S5D2650 can produce correct CCIR 601 luminance output levels by controlling the gain and offset in the luminance path via PED. This register should be set for the appropriate input standard. The programmable CONT and BRT registers provide the user with additional flexibility to create non-standard luminance gain and offset values.
PAGE 18 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
M ax Input Peak W hite
B lack Level B lanking Level S ync Tip
Figure 12.
Luminance Signal
Luminance levels produced by the S5D2650 for different broadcast standards (assuming AGCGN=0, CONT=0 and BRT=0) are summarized in Table 5.
Table 5: Luminance Digital Level Code
M/N PED=1 Signal Max Input Peak White Black Blank Sync S5D2650 Data Path Equation Level (IRE) 109 100 7.5 0 -40 ADC (CVBS) 255 240 83 70 2 Y[7:0] 255 235 16 1 1 Level (IRE) 109 100 0 0 -40
=
M/N PED=0 ADC (CVBS) 255 240 70 70 2
-
B/G/H PED=1 Y[7:0] 255 235 16 16 1 Level (IRE) 117 100 0 0 -43
=
ADC (CVBS) 255 229 70 70 2
Y[7:0] 255 235 16
When digital component output is desired in RGB mode, the RGBH register can be programmed to increase the 0-100% values from standard CCIR 601 levels to full range levels.The gain variations are shown in Table 6.
Table 6: RGB Output Range
RGB normal gain (RGBH=0) Signal Peak White Black Cy 235 16 RGB (U,V=0) 235 16 RGB high gain (RGBH=1) Cy 255 0 RGB (U,V=0) 255 0
ELECTRONICS
RZ K @ N A YUPS
PAGE 19 OF 95 7/18/03
{A
VY K @ N A ZZTPS
{A
C Y = 1.37CVBS - 100
-
S5D2650 Data Sheet
MULTIMEDIA VIDEO
For CCIR 601 digital video input (INPSL[1:0] = 1), register UNIT must be set to 1 to produce unit gain.
1.3.2. Horizontal Luma Frequency Shaping The luma path contains many programmable filters for different purposes. The combination of these filters will give different frequency characteristics. The over sampled video data from the ADC pass through a decimation filter. The decimation filter has user programmable bandwidth. Three registers are used to control the decimation filter characteristics and each is designed for certain purposes. The HYBWI, when set to "1", provides extra bandwidth for very high quality video source. The HYBWR, when set to "1", reduces the bandwidth so high frequency noise can be eliminated. The 3-bit register HYLPF[2:0] provides the necessary bandwidth reduction for horizontal scaling. When all three registers are programmed to "0", the decimation filter has the bandwidth of the normal video. The S5D2650 provides the option of bypassing the decimation filter. This option should be used only when the input video is band limited and with low high frequency noise. For composite video input, the notch filter can be enabled (CTRAP set to "1") to extract the luminance. The notch filter has different center frequencies for different input video format. User selectable peaking function is included for edge enhancement. The notch filter should be bypassed for S-video and component video input, or if luma comb filter is enabled. The luminance filter characteristics have been designed to be very similar for all combinations of 60/50 Hz video and CCIR 601/square pixel sampling rates. Figure 13 and Figure 14 show the output characteristics of the luminance path with different filter combinations for the supported input standards and output pixel rates.
PAGE 20 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Figure 13.
Medium to High Frequency Luma Filter Characteristics (CTRAP=0)
Figure 14.
Medium to Low Frequency Luma Filter Characteristics (NTSC, CTRAP=1)
PAGE 21 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Figure 15.
Medium to Low Frequency Luma Filter Characteristic (PAL, CTRAP=1)
Figure 16.
Luma Filter Characteristic with Peaking On (NTSC, CTRAP=1)
PAGE 22 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
1.4. HORIZONTAL CHROMA PROCESSING
MULTIMEDIA VIDEO
A simplified block diagram for the horizontal chroma processing unit is shown in Figure 17.
COS
SIN Frequency Tracking Low Pass V CFTC HUE, TSTCFR RTCO Control RTC_DTO RTC_PID Gain / PAL Control CBW,FSEC Low Pass SECAM Frequency Differentiator U CBW,FSEC Gain Tracking Auto Detect Offset Control Coring Control UGAIN VGAIN Color Killer CKILL
Saturation Control
FROM ADC
SAT
CGTC CKILL TSTCGN
UOFFST VOFFST
CORE
Figure 17.
Horizontal Chroma Processing Unit
The S5D2650 supports chroma input in NTSC, PAL, SECAM and component formats. The color standard is automatically detected and the various chroma processing blocks are enabled as required for the given chroma standard. Details of the various chroma processing blocks follow.
1.4.1. IF Compensation For improved chroma demodulation when the input video is from a mis-tuned IF source, an IF compensation filter is included that has variable gain for the upper chroma side band. This is controlled by the CIFCMP[1:0] bits at location CDEM. The frequency response is shown in Figure 18. For convenience, all plots are normalized to the NTSC modulation frequency.
PAGE 23 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Figure 18.
Chroma IF Compensation Frequency Response
1.4.2. Demodulation Gain The demodulation gain block is controlled by feedback from the gain tracking block. For NTSC and PAL type inputs, the gain constant is derived from a programmable reference compared against the U component of the input video. This reference is controlled by the SAT register. The default value "0" is the correct gain (saturation for nominal output). For SECAM type input, the feedback is calculated such that proper frequency demodulation is obtained. When external calibration is desired, the gain feed back loop can be "opened" by setting TSTCGN=1. The SAT then controls bits 8 through 1 of a 10 bit multiplier. For standard auto tracking applications, it is recommended that the SAT register be used as an end user saturation control. This register is 2's complement.
1.4.3. Demodulation Low Pass Filter The demodulation circuit also contains a programmable low pass filter and a coring function for noise reduction. The chroma low pass filter frequency response for the demodulation circuit for the various video standards are shown in Figure 19
PAGE 24 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Figure 19.
Chroma Low Pass Filter Frequency Response
1.4.4. SECAM Demodulation SECAM processing includes a frequency differentiator, a Cloche and a de-emphasis filter. Frequency response for the filters are shown in Figure 20 and Figure 21.
Figure 20.
Cloche Filter Frequency Characteristic
PAGE 25 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Figure 21.
De-emphasis Filter Frequency Response
1.4.5. Additional Chroma Functions S5D2650 has many built in auto detection circuits. These allow S5D2650 to track any type of video standard input automatically. For analog component video input, the demodulation function is not enabled. The low pass filter provides a group delay for Cb and Cr alignment. This enables the two components to be sampled by one ADC. An RTCO serial output is provided that encodes the current chroma and pixel frequency of the decoder. This information can be used by an Encoder running off of the decoder clock to produce proper color output. The horizontal position of the serial signal is controlled by the HS2 location. The phasing of the DTO and the Encoder can be reset using the RTC_DTO bit. For PAL mode, the PID polarity can be controlled with the RTC_PID bit.
1.5. COMB FILTER Comb filters provide superior Y/C separation for composite NTSC and PAL than simple chroma trap filter. The S5D2650 contains on-chip separate 2-line stored luma and chroma comb filters. An internal signal COMB controls for what lines the comb function is enabled. This signal is available through the PORTB pin. Combing is part of the vertical processing which also includes vertical scaling, which is discussed in Section 1.6. A block diagram for the vertical processing section is shown in Figure 22.
PAGE 26 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Luma
Horizontal Scaler
Luma Vertical Scaler Luma Adaptive Comb Chroma Vertical Scaler
Vertical BW Retention
Y
Chroma
Horizontal Scaler
Sum Chroma Comb
C
Figure 22.
Vertical Processing
1.5.1. Luma Comb Filter The luma comb filter reduces high frequency chroma leakage into the luminance path. The S5D2650 uses 2-line stored luma data for combing. Filter coefficients for different video input standards are provided and can be selected automatically based on the video input. Filter coefficients may also be set manually. An optional active comb is employed for NTSC video. Selection of luma comb coefficients is based on line-to-line chroma correlation. Provision is made to disable luma comb for S-video, component, or digital video input. This is achieved by programming the luma comb control register MNYCMB to "1", and by choosing the value 3 or 4 for YCMBCO[2:0]. This will result either a 1-line or 2-line luma delay. Care must be exercised when disabling the luma comb so that luma line delay matches the chroma path line delay. Special filtering is applied to ensure that high vertical bandwidth is retained for the luma path.
1.5.2. Chroma Comb Filter The chroma comb filter provides further color separation from the composite video. Filter coefficients can be automatically selected based on the input video standard or manually set using NMCCMB and CCMBCO[2:0].
PAGE 27 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
1.6. SCALING
MULTIMEDIA VIDEO
The S5D2650 includes a high quality down scaler. The video images can be down scaled in both horizontal and vertical direction to an arbitrary size.
1.6.1. Horizontal Scaler The horizontal scaler uses a 5-tap 32-phase interpolation filter for luma, and a 3-tap 8-phase interpolation filter for chroma. Scaled pixel data are stored in an on-chip FIFO so they can be sent out in a continuous stream. Horizontal scaling ratio is programmed via the 15-bit register HSCL. The timing signal EHAV is used to indicate when scaled pixel data is available at the video output port. EHAV can be programmed so that it is active for every line regardless of vertical cropping and scaling. Or it can be programmed to be active only for valid video lines. For example, Figure 23 shows the timing for CIF output assuming HAV is programmed to be active for 720 pixels. The HSCL register is programmed with the value 4000 (hex). The trailing edge of EHAV is either aligned with the trailing edge of HAV if the total number of scaled pixels is even, or is one pixel clock earlier if the number is odd.
CK2 720 HAV EHAV
360
Y[7:0] C[7:0]
Y0 U0
Y1 V0
Y2 U2
Y3 V2
-
-
Y356 U356
Y357 V356
Y358 U358
Y359 V358
Figure 23.
Horizontal Scaler Timing for CIF Output (CCIR 601 Pixel Rate)
Frequency response and group delay for the luma scaler are shown in Figure 24 and Figure 25, respectively. The luma interpolation filter is designed to achieve relatively flat frequency response and minimal group delay up to the normal video bandwidth. A flat full data path frequency response may be obtained with the help of the luma peaking control register HYPK[1:0]. The high quality filter ensures minimal artifacts for any scaling ratio.
PAGE 28 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Figure 24.
Horizontal Luma Scaler Interpolation Filter Frequency Response
3
group delay (13.5MHz Clocks)
2.5
2
1.5
1
Figure 25.
Horizontal Luma Scaler Interpolation Filter Group Delay
Because of the limited bandwidth of the chroma data, a simpler interpolation filter is used for the horizontal chroma scaler. The frequency response and group delay for this filter are shown in Figure 26 and Figure 27, respectively.
PAGE 29 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Figure 26.
Horizontal Chroma Scaler Interpolation Filter Frequency Response
1.5
Group Delay
1.0
0.5
Figure 27.
Horizontal Chroma Scaler Interpolation Filter Group Delay
PAGE 30 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
1.6.2. Luma Vertical Scaler
MULTIMEDIA VIDEO
Vertical luma scaling uses either a 3-tap or 5-tap 8-phase interpolation filter depending on the horizontal scaling ratio. Vertical scaling ratio is programmed via the 14-bit register VSCL. A valid scaled line is indicated by the timing signal EVAV being active. The EVAV can be programmed to be internally gated by the VAV signal so it can only be valid within the vertically cropped region. Luma horizontal scaling can use either a 3-tap or a 5-tap interpolation filter depending on the horizontal scaling ration. If the scaled horizontal line has less than or equal to 384 pixels, the 5-tap luma interpolation filter can be turned on by programming the VRT2X bit to a "1". Otherwise, the VRT2X bit should be set to "0" and the 3-tap filter be used. The VYBW bit provides additional vertical bandwidth control for vertical scaling. Typically, when the vertical scaling ratio is less than 1/2, this bit should be set to "1" to eliminate any aliasing effect. Luma vertical scaler interpolation filter frequency response is shown in Figure 28.
Figure 28.
Luma Vertical Scaler Interpolation Filter Frequency Response
In vertical scaling, the start of signal VAV controls the phase of the vertical scaler interpolation filter. If VAVB, VAVE, VAVOD0, VAVEV0, and VSCL are programmed such that the vertical interpolation filter has the same phase and scaling ratio as that of a memory controller (most memory controller has simple line dropping vertical scaling), it is possible to interface the S5D2650 to the memory controller without using EVAV.
1.6.3. Chroma Vertical Scaling Chroma vertical scaling uses different algorithms depending on video input standard and horizontal scaling ratio. If horizontal scaling results in line with less than or equal to 384 pixels, and the VRT2X is set to a "1", a 5-tap interpolation filter will be used for all video inputs. Otherwise, for NTSC, a 3-tap interpolation filter will be used for
PAGE 31 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
NTSC input, and decimation (line dropping without filtering) will be used for PAL and SECAM. Filter characteristics for the 3-tap and 5-tap filters are shown in Figure 29.
Figure 29.
Chroma Vertical Scaler Interpolation Filter Frequency Response
PAGE 32 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
1.7. VBI DATA PROCESSING The S5D2650 VBI data processing is very flexible in that it supports VBI data formats of: * Closed Caption Line 21 Data Service (EIA-608) * 525 line / 60Hz Teletext systems B,C,D (ITU-R BT.653-2) * 625 line / 50Hz Teletext systems A,B,C,D (ITU-R BT.653-2) * Copy Generation Management System (EIA/IS-702) * Wide Screen Signalling (WSS ETS 300 294).
MULTIMEDIA VIDEO
Note that the SMPTE data slicing is removed for the S5D2650 and replaced with the WSS / CGMS processing. This data can be accessed from the part via four different methods: * Enabling the "Raw un-processed 27MHz" Y ADC samples to be output for the appropriate lines in place of the normal YUV data. * Slicing the data (creating a clock and comparing the data to a threshold at the clock) and bursting this data out on Y output. * Reading the sliced data from two internal registers via the IIC bus. * Via 2 external pins that output the sliced VBI data(CCDAT) and the time at which the slice is valid(CCEN). A simplified block diagram for the VBI section is shown in Figure 30.
Normal Decoded Y Data
MUX / VBI Format From Y ADC SLICER FRAME ALIGNMENT TTFRAM FIFO VYFMT VBINSRT
8
Y[7:0]
ODD ODDEN EVENEN ODDOS VBIL
CCEN MODE CTRL LOGIC CLOCK GENERATOR
PIXSEL IFMT SECAM
CCDATA
Figure 30.
VBI Decoder Block Diagram
PAGE 33 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Table 7 lists all the video standards that the VBI data slicer supports. Some of these modes are auto detected based on the current video input standard,
Table 7: Video Standards Supported by VBI Decoder
Value of Chip Detection Bits Mode 60Hz Teletext system C (NTSC / Intercast) 50Hz Teletext system B (PAL) 50Hz Teletext system A (SECAM) 60Hz Teletext system B 50Hz Teletext system C 50Hz Teletext system D 60Hz Teletext system D Closed Caption NTSC 601 CGMS (NTSC 60Hz) WSS (PAL 50Hz) Format 1 0 0 0 0 0 0 N/A 1 0 SECAM 0 0 1 1 1 1 1 N/A N/A N/A Required Values of Registers to enable Standard VBIL0-15 TT_SYS 2 2 2 2 2 2 2 1 3 3 0 0 0 1 2 3 3 N/A N/A N/A Characteristics of the Standard Data Rate (MHz) 5.727272 6.9375 6.203125 5.727272 5.734375 5.6457875 5.727272 0.5035 0.447443 5.0000 Number of Bits (bytes) 272 (34) 344 (43) 304 (38) 280 (35) 272 (34) 280 (35) 280 (35) 16 (2) 20 (3) 84
Configuring the VBI processing consists of many different steps which are individually explained below.
1.7.1. Enabling the VBI Processor The VBI processor can be enabled independently for the ODD or EVEN fields with the ODDEN and EVENEN bits. Some VBI data is only present on line in 1 of the 2 fields, These independent field enables allow control of the total VBI data output from the chip. These controls apply to all VBI Lines, Thus it is not possible to enable Closed caption line 21 for the Even field and line 19 Teletext for both the odd and even field.
1.7.2. Selecting the Type of Output Data As previously mentioned, there are 4 different ways the VBI data can be extracted. Three of these are selected as shown in the table, the fourth method (CCEN and CCDAT pins) is always available if VBI processing is enabled.
PAGE 34 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet Table 8: VBI Data Output Mode (VBILn != 0)
VBCVBS 0 VBINSRT 0
MULTIMEDIA VIDEO
0 1 1
1 0 1
Output Mode The VBI data is available via the internal registers CCDAT1 and CCDAT2. Only the last 2 extracted bytes are stored in these registers. Thus, this mode is only useful for extraction of Closed Caption data(Read the register value). This mode enables output of the sliced VBI data(Y Port output). This mode enables output of direct data from the ADC(ADC Data bypass at 27Mhz sampling rate). This mode is invalid.
The S5D2650 adds an additional output mode and flexibility to vary the modes from line to line. If VBCVBS=0 and VBINSRT=1 S5D2650 will output sliced data on enabled lines. By setting VBIMID to 1, any line for which VBIL=3 will output raw ADC data instead of WSS or CGMS. This mode allows a mixture of sliced and raw data. This can be used to output raw data from a teletext line and sliced data from a closed caption line. 1.7.3. Select Individual Lines Enabled for VBI Processing The S5D2650 allows programmable selection of processing for the various video lines. For example Teletext/Intercast data can be sliced for lines 14 - 17, and closed caption for line 21. Each 2-bit register VBIL0 through VBIL15 defines how a specific VBI line is processed. As can be seen in Figure 36 for 60 Hz and Figure 37 for 50 Hz video, the following alignments exist:
Table 9: VBI Line(s) Selection
VBIL number VBIL0 Line Number That the VBIL Processing command applies to (Assuming ODDOS=1) Odd Field Even Field Odd Field Even Field 60 Hz 60 Hz 50 Hz 50Hz All Lines All Lines All lines All lines Except Except 10-24 Except Except 7-21 320 - 334 273-287 9&10 272&273 6&7 319&320 11 274 8 321 12 275 9 322 13 276 10 323 14 277 11 324 15 278 12 325 16 279 13 326 17 280 14 327 18 281 15 328 19 282 16 329 20 283 17 330 21 284 18 331 22 285 19 332 23 286 20 333 24&25 287&288 21&22 334&335
VBIL1 VBIL2 VBIL3 VBIL4 VBIL5 VBIL6 VBIL7 VBIL8 VBIL9 VBIL10 VBIL11 VBIL12 VBIL13 VBIL14 VBIL15
PAGE 35 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
The ODDOS[1:0] bits allow offset between the odd and even fields. Thus VBIL9 can be lines 17,18 or 19 for ODD fields while VBIL9 is still line 281 for EVEN fields. This extra controls account for variations of VBI data locations from ODD and EVEN fields. When Intercast or Teletext data is selected, an 8-bit user programmable register (TTFRAM) is provided for the framing byte. The frame alignment processor uses this information to properly locate the first data bit on each line 1.7.4. Raw CVBS Data Output Format When raw ADC data is selected as output in place of the normal YUV or RGB data. The following rules apply: * For 656 type 8 bit outputs, The ADC data outputs with successive data points in place of the Cb, Y, Cr, Y data stream. * For 16 bit or 24 bit outputs, The ADC data is output on the Y[7:0] and C[7:0] output pins. At any CK2 clock 2 bytes of ADC data are output. The Y[7:0] bus represents data N while C[7:0] is data N+1. * ADC data is only output during the region that HAV is active. * All ADC outputs are limited to the range 1-254, thus a 0 or 255 value will not be output.
For the line selected mode described above using VBCVBS and VBIL, data is from the luma ADC only. If C ADC data or the entire video line is required, configure OFMT bits. 1.7.5. Sliced Data Output Formats While sliced data is available for many of the output formats, the target application is 656 output format. The description of data format is limited to this mode. The S5D2650 allows this data to be output during active video. Figure 31 shows the timing diagram for VYFMT[1:0]=3.
Video input
HAV
CCEN -VBINSRT=0 CCEN -VBINSRT=1 Y[7:0] -- VYFMT=3 VBINSRT=1 Y[7:0] -- VYFMT=3 VBINSRT=1
10h 10h
Zoom In - Random data
10h 10h 10h 10h 84h E4h 85h 45h 2Dh A4h 45h 23h 54h 10h
Figure 31.
VBI Insertion Timing for VYFMT[1:0]=3
Digitized CVBS data can also be output on the video output port (except for output format 1, 5 and 7). CVBS is always digitized at the CK clock rate. CVBS data is available when HAV is active. Raw CVBS data is output in a
PAGE 36 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
similar fashion as decoded video. For 8-bit output format, data is output at CK rate using the same 8-bit port as the decoded video. For 16-bit and 24-bit output format, data is output at CK2 rate using Y and C ports. The sequence of data output is CVBS 2n on Y, and CVBS2n+1 on C (note that EXV port is not used in 24-bit format for outputting raw CVBS data). For Closed Caption data, two read-only registers, CCDAT1 and CCDAT2, are provided so the Closed Caption data can be read via the host interface. The VBIFLG bit can be polled to see if data captured in the two registers can be safely read.
1.8. COLOR SPACE CONVERTER The color space converter processes the video data as YCbCr 4:4:4 when converting to RGB. A programmable limiter (YCRANG) can be imposed on the Y/C data to limit the ranges. One can choose to limit the Y/C to 1 - 254, or Y to 16 - 235 and C to 16 - 240. When selected, YCbCr 4:4:4 is converted to 24 bit RGB according to the following equations: R = CY + 1.375(CR-128) G = CY - 0.703(CR-128) - 0.328(CB-128) B = CY + 1.734(CB-128) For 16-bit RGB output, truncation with dithering is used to convert the data from 24 bit to 16 bit.
1.9. GAMMA CORRECTION The S5D2650 programmable gamma tables allows the customer to apply many different type of corrections. These corrections can be a standard 2.2 factor for NTSC or 2.8 for PAL. These factors can be applied in the RGB or YUV domains. A basic standard gamma equation of
when applied to the R, G, or B signals, generates the response shown as the upper curve below. It is the inverse of the monitor response and thus compensates to produce a linear response.
ELECTRONICS
J
=
'
626
J
PAGE 37 OF 95 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Gamma correction
Effective output
TV tube characteristic
Figure 32. 1.9.1. Programming the S5D2650
RGB Gamma Correction
The previous response is easily programmed into the S5D2650 loading the 0, 8, 16, 24 etc. values into the GAMMA0,1,2,3 locations. Thus every 8th value is stored. The S5D2650 will use linear interpolation to generate the values between every 8th points. This is shown in the following figure.
Output
GAMMA7 GAMMA6 GAMMA5 GAMMA4 GAMMA3 GAMMAD2 GAMMA2 GAMMAD1 GAMMA1
GAMMAD0
GAMMA0
0
8
16
24
32
40
48
56
64
192 200 208 216 224 232 240 248
Input
Figure 33.
Gamma LUT Programming
PAGE 38 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
For ease of design, the difference between adjacent points must also be loaded. The complete data values for the previous gamma factor of 1/2.2 is shown in the table below.
Table 10: RGB Gamma LUT Values
Offset
0 1 2 3 4 5 6 7 8 9 A B C D E F 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F
GAMMA program at index Offset+40h
0 53 73 87 99 110 120 128 136 144 151 158 164 170 176 181 187 192 197 202 207 211 216 220 225 229 233 237 241 245 249 252
GAMMAD program at index Offset+60h
53 20 14 12 11 10 8 8 8 7 7 6 6 6 5 6 5 5 5 5 4 5 4 5 4 4 4 4 4 4 3 4
The flexibility of this architecture is shown in the following example. Here it is assumed that the S5D2650 is operating in a YUV output mode but some form of Gamma correction is required. By converting the RGB gamma correction function back to the YUV color space, the following function can be applied to the U and V signals for improved color performance. This flexibility can be extended in software to produce many type of customer defined transfer functions.
PAGE 39 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Figure 34.
Gamma Correction for Cb and Cr
PAGE 40 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
1.10. DIGITAL VIDEO OUTPUT
MULTIMEDIA VIDEO
The S5D2650 can output digital video data in various formats, which are tabulated in Table 11. All 8-bit output
Table 11: Digital Video Output Format
Clock OFMT Type Pin C0 C1 C2 C3 C4 C5 C6 C7 Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 EXV0 EXV1 EXV2 EXV3 EXV4 EXV5 EXV6 EXV7 0 YCbCr 4:2:2 2N +1 4N 1 YCbCr 4:1:1 +1 +2 +3 CK2 4 5 6 7 CK 2, 3 YCbCr 4:2:2 4N +1 +2 +3
YCbCr RGB RGB RGB 4:4:4 565 888 888 N Cb0 Cb1 Cb2 Cb3 N B0 B1 B2 B3 B4 G0 G1 G2 G3 G4 G5 R0 R1 R2 R3 R4 N B0 B1 B2 B3 B4 B5 B6 B7 G0 G1 G2 G3 G4 G5 G6 G7 R0 R1 R2 R3 R4 R5 R6 R7 N B3 B4 B5 B6 B7 G2 G3 G4 G5 G6 G7 R3 R4 R5 R6 R7 B0 B1 B2 G0 G1 R0 R1 R2
Cb0 Cr0 Cb1 Cr1 Cb2 Cr2 Cb3 Cr3 Cb4 Cr4 Cb5 Cr5 Cb6 Cr6 Cb7 Cr7 Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Cr6 Cr7 Cr4 Cr5 Cr2 Cr3 Cr0 Cr1
Cb4 Cb5
Cb6 Cb4 Cb2 Cb0 Cb6 Cb7 Cb5 Cb3 Cb1 Cb7 Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Cr0 Cr1 Cr2 Cr3 Cr4 Cr5 Cr6 Cr7
Cb0 Y0 Cb1 Y1 Cb2 Y2 Cb3 Y3 Cb4 Y4 Cb5 Y5 Cb6 Y6 Cb7 Y7
Cr0 Cr1 Cr2 Cr3 Cr4 Cr5 Cr6 Cr7
Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7
PAGE 41 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
formats use CK as pixel clock; the other formats use CK2 as pixel clock. The first pixel is always aligned to the leading edge of the HAV signal.
1.10.1. Validation Code Insertion S5D2650 inserts validation codes during inactive video (HAV is inactive), and invalid video (HAV is active but EHAV is inactive) to assist in recognition of scaled data and VBI data. Table 12 lists the available codes, when they are inserted, and related programming registers.
Table 12: Invalid and Unused Code Insertion
Code INVALY Description This user programmed code is inserted in the Y or G output stream in scaling operation when HAV is active while EHAV is inactive. Insertion of this code is independent of the output format. Related register is INVALY. This user programmed code is inserted in the U or B output stream in scaling operation when HAV is active while EHAV is inactive. Insertion of this code is independent of the output format. Related register is INVALU. This user programmed code is inserted in the V or R output stream in scaling operation when HAV is active while EHAV is inactive. Insertion of this code is independent of the output format. Related register is INVALV.
INVALU
INVALV
UNUSEY This user programmed code is inserted in the Y or G output stream when HAV is inactive and no other reference code is inserted. Insertion of this code is independent of the output format. Related register is UNUSEY. UNUSEU This user programmed code is inserted in the U or B output stream when HAV is inactive and no other reference code is inserted. Insertion of this code is independent of the output format. Related register is UNUSEU. UNUSEV This user programmed code is inserted in the V or R output stream when HAV is inactive and no other reference code is inserted. Insertion of this code is independent of the output format. Related register is UNUSEV.
An example timing diagram for some of the programmable modes is shown in Figure 35. In this diagram, The field rate is 60 Hz, A CCIR 601 sampling rate has been selected thus giving 720 active pixels. The horizontal scaling ratio has been selected for an output of 718 out of 720 pixels.
PAGE 42 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Legend
Y0 U0 V0 YI UI VI YU UU VU
Luma Data with pixel number Chroma (Cb) Data with pixel number Chroma (Cr) Data with pixel number Programmable INVALY data (index 0x32) Programmable INVALU data (index 0x33) Programmable INVALV data (index 0x34) Programmable UNUSEY data (index 0x35) Programmable UNUSEU data (index 0x36) Programmable UNUSEV data (index 0x37)
Invalid data (During Active Video but Scaling Has made picture smaller and right justified) If Horizontal Scaling is disabled, EHAV will be the same as HAV and there will be no Invalid data. For this Example, the last Data would be Y719
Unused Data
Unused Data
HAV EHAV CK CK2 OFMT=0 (16 bits @ 13.5 Mhz 4:2:2 - 601) Y[7:0] C[7:0]
YU VU YU UU YU VU YI UI YI VI YI UI YI VI Y0 U0 Y1 V0 Y2 U2 Y3 V2 Y0 Y0 Y714 U714 Y715 V714 YU UU YU VU
OFMT=2 (8 bits @ 27 Mhz 656 data no SAV EAV) Y[7:0] OFMT= 3
A VU YU UU YU VU YU UI YI VI YI UI YI VI YI U0 Y0 V0 Y1 U2 Y2 V2 Y3 Y0 Y0 Ux Yx Vx Yx UU YU VU
SAV -- see Table 12 for details
B C D
Same Format as OFMT=2
EAV -- see table for details
A B C D
OFMT=4 (24 bits @ 13.5 Mhz YUV 4:4:4) Y[7:0] C[7:0] EXV[7:0]
YU UU VU YU UU VU YU UU VU YI UI VI YI UI VI YI UI VI YI UI VI Y0 U0 V0 Y1 U1 V1 Y2 U2 V2 Y3 U3 V3 Y0 Y0 V0YT714 YY715 U714 V714 Y715 V715 YU UU VU YU UU VU
Figure 35.
Horizontal Data Timing for Various Output Modes
1.10.2. 656 Op Codes The S5D2650 supports timing synchronization through embedded (656) timing reference codes in the output video data stream. This mode is available for output format 3 ( OFMT[3:0] = 3). The 656 Op Codes follow the CCIR 656 standard. An optional set of 656 Op Codes can be enabled to identify VBI data using the TASKB bit. The (A,B,C,D) inserted codes for 656 output modes are explained below. Locations in the data stream are shown in Figure 35. The D' data is substituted for the standard codes shown in column D if TASKB bit is set and the current line is processing VBI data (sliced or raw ADC data format).
PAGE 43 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
60 Hz ODD FIELD 1,3
525 Analog Input 1 2 Fields
MULTIMEDIA VIDEO
3
4
5
6
7
8
9
10
20
21
22
23
24
524 Digital output
525
1
2
3
4
5
6
7
8
9
10
20
21
22
23
VS VS ODD ODD
VALIGN=0 VSE=1 VSE=1 VSE=0 VSE=1 VALIGN=1 VALIGN=0 VSE=1 VSE=0 VALIGN=1 SAV 656 SAV EAV Codes for VSE=0, VALIGN=1 VSE=1
VSE=0 VSE=0 VSE=0
EAV 9D80 9D80
Y[0..7]
DAC7 DAC7 F1 EC F1 EC F1EC B6AB B6AB B6AB B6AB B6AB B6AB 9D80 9D80 9D80 9D80 9D80 TASK B VIP 656 SAV EAV Codes for VSE=0, VALIGN=1, VBIL12-VBIL1=1, TASKB=1 DAC7 DAC7 F1EC F1EC F1 EC B6AB B6AB B6AB B6AB B6AB B624 13 0E 13 0E 13 0E 13 80
0 0 0 0 0 0 0 0 0 0 1 1 11 12
Y[0..7] VBIL[N]
13 80 9D80 9D80
13 14 15
60 Hz EVEN FIELD
263 Analog Input 264 265
Fields 2,4 266 267 268 269 270 271 272 273 283 284 285 286 287
262 Digital Output
263
264
265
266
267
268
269
270
271
272
273
283
284
285
286
VS VSE=1 VS ODD ODD VSE=1 VSE=0 VSE=0 VSE=1
VALIGN=0 VSE=1 VALIGN=1 VALIGN=0 VALIGN=1 VSE=1
VSE=0 VSE=0 VSE=0
EAV SAV 656 SAV EAV Codes for VSE=0, VALIGN=1 Y[0..7] 9D80 9D80 B6AB B6AB F1 EC F1EC F1EC F1 EC F1 EC F1 EC F1 EC F1C7 DAC7 DAC7 DAC7 DAC7 DAC7 DAC7 TASK B VIP 656 SAV EAV Codes for VSE=0, VALIGN=1, VBIL12-VBIL1=1, TASKB=1 Y[0..7] 9D80 9D80 B6AB B6AB F1 EC F1 EC F1 EC F1EC F1EC F1 EC F1 62 7F 62 7F62 7F62 VBIL[N]
0 0 0 0 0 0 0 0 0 0 1 1 11
7F62 7FC7 DAC7 DAC7
12 13 14 15
Figure 36.
Vertical Timing for 60 Hz Video
PAGE 44 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
Fields 1,3 624 625 1 2 3 4 5 6 7 20
MULTIMEDIA VIDEO
50 Hz ODD FIELD
622 Analog Input 622 623
21
22
23
24
25
Digital Output
621
623
624
625
1
2
3
4
5
6
7
20
21
22
23
24
VS VS VSE=1 VSE=0
VALIGN=0 VALIGN=1 VSE=1 VALIGN=0 VSE=0
VSE=1
VSE=0
VSE=0, ALT656=1 VSE=1 VSE=0
VSE=0, ALT656=0
ODD ODD
EAV SAV 656 SAV EAV Codes for VSE=0, VALIGN=1 Y[0..7] DAC7 DAC7 DAC7 F1EC F1EC B6AB B6AB B6AB B6AB B6AB B6AB B6AB B6AB B6AB B6AB B6 AB 9D 80 9D 80 9D TASK B VIP 656 SAV EAV Codes for VSE=0, VALIGN=1, ALT656=1, VBIL15-VBIL1=1, TASKB=1 Y[0..7] DAC7 DAC7 DAC7 DAC7 DAC7 F1EC F1EC B6AB B6AB B6AB B6AB B624 13 0E 13 0E 13 0E 130E 13 80 9D 80 VBIL[N]
VSE=1 VALIGN=1
0
0
0
0
0
0
0
0
0
0
1
1
-
14
15
15
0
50 Hz EVEN FIELD
310 Analog Input 310 Digital Output 311 311 312
Fields 2,4 313 314 315 316 317 318 319 320 333 334 335 336 337
312
313
314
315
316
317
318
319
320
333
334
335
336
VS VS VSE=1
VALIGN=0 VSE=0 VALIGN=1
VSE=1 VSE=1 VSE=1 VALIGN=1
VSE=0
VSE=0, ALT656=1 VSE=0
VSE=0, ALT656=0
ODD ODD VSE=1
VALIGN=0 VSE=-0
EAV SAV 656 SAV EAV Codes for VSE=0, VALIGN=1 Y[0..7] 9D80 9D80 B6AB B6AB F1 EC F1EC F1EC F1EC F1EC F1EC F1EC F1EC F1EC F1EC F1EC F1 EC DAC7 DA C7 D TASK B VIP 656 SAV EAV Codes for VSE=0, VALIGN=1, ALT656=1, VBIL15-VBIL1=1, TASKB=1 Y[0..7] 9D80 9D80 B6AB B6AB F1EC F1EC F1EC F1EC F1EC F1EC F162 54 49 54 49 54 49 54 49 54 49 54 C7 DA C7 VBIL[N]
0 0 0 0 0 0 0 0 0 0 1 1 14 15 15 0
Figure 37.
Vertical Timing For 50 Hz Video
PAGE 45 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet Table 13: 656 and TASKB 656 Op Codes
Condition Field Field 2 Field 2 Field 2 Field 2 Field 1 Field 1 Field 1 Field 1 SAV / EAV Output Sequence -Reference Output timing pictures Horizontal End Active Video Start Active Video End Active Video Start Active Video End Active Video Start Active Video End Active Video Start Active Video A FFh FFh FFh FFh FFh FFh FFh FFh B 00h 00h 00h 00h 00h 00h 00h 00h C 00h 00h 00h 00h 00h 00h 00h 00h
MULTIMEDIA VIDEO
656 FVH values (low active) F 1 1 1 1 0 0 0 0 V 1 1 0 0 1 1 0 0 H 1 0 1 0 1 0 1 0
Vertical Vertical Blank Vertical Blank Vertical Active Vertical Active Vertical Blank Vertical Blank Vertical Active Vertical Active
D D' (active) (vbi) F1h ECh DAh C7h B6h ABh 9Dh 80h 7Fh 62h 54h 49h 38h 24h 13h 0Eh
1.10.3. 656 Op Code Vertical Transitions The vertical transition locations of the various 656 Op Codes are shown in Figure 36 and Figure 37. Note that for proper transition locations of the SAV and EAV Op Codes VSE=0 and VALIGN=1.
1.11. HOST INTERFACE The S5D2650 supports the IIC serial interface for programming the chip registers.
1.11.1. IIC Interface The two wire interface consists of the SCLK and SDAT signals. Data can be written to or read from the S5D2650. For both read and write, each byte is transferred MSB first, and the data bit is valid when the SCLK is high. To write to the slave device, the host initiates a transfer cycle with a START signal. The START signal is HIGH to LOW transition on the SDAT while the SCLK is high. The host then sends a byte consisting of the 7-bit slave device ID and a 0 in the R/W bit. The arrangement for the slave device ID and the R/W bit is depicted in Figure 38. AEX1 and AEX0 are configuration pins used to configure the S5D2650 to use one of the four addresses. Up to four S5D2650's can be used in one system each with a unique address. msb 1 1 0 1 1 AEX1 AEX0 lsb R/W
slave device ID Figure 38. IIC Slave Device ID and R/W Byte
PAGE 46 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
The second byte the host sends is the base register index. The host then sends the data. The S5D2650 increments the index automatically after each byte of data is sent. Therefore, the host can write multiple bytes to the slave if they are in sequential order. The host completes the transfer cycle with a STOP signal which is a LOW to HIGH transition when the SCLK is high. Each byte transfer consists of 9 clocks. When writing to the S5D2650, an acknowledge signal is asserted by the salve device during the 9th clock.
SCLK SDAT START device ID ACK index ACK data data ACK STOP
Figure 39.
IIC Data Write
A read cycle takes two START-STOP phases. The first phase is a write to the index register. The second phase is the read from the data register. The host initiates the first phase by sending the START signal. It then sends the slave device ID along with a 0 in the R/W position. The index is then sent followed by the STOP signal. The second phase also starts with the START signal. It then sends the slave device ID but with a 1 in the R/W position to indicate data is to be read from the slave device. The host uses the SCLK to shift data out from the S5D2650. A typical second phase in a read transaction is depicted in Figure 40. Auto index increment is supported in Read mode.
SCLK SDAT START device ID ACK index ACK STOP
SCLK SDAT START device ID data STOP NACK
Figure 40.
IIC Data Read
PAGE 47 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet 2. CONTROL REGISTER DESCRIPTION
MULTIMEDIA VIDEO
This section contains information concerning the programmable control registers. Table 14 provides the default power up values for each index, and a bit map for each register. The following pages describe each register in detail and the possible programing values (an * indicates the power-on default). Gamma correction registers are write only. When the index register points to any of the Gamma correction register, the Gamma look-up table is put into a program mode. Normal operation resumes when the index is outside the range from 0x40 to 0xFF.
Table 14: Register Summary
Bit Map Index Mnemonic Default 7 0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0A 0x0B 0x0C 0x0D 0x0E 0x0F 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1A 0x1B 0x1C 0x1D 0x1E 0x1F STAT CMDA CMDB CMDC CMDD HAVB HAVE HS1B HS1E HS2B HS2E AGC HXTRA CDEM PORTAB LUMA CON BRT CHROMA CHROMB DEMOD SAT HUE VERTIA VERTIB VERTIC HSCLL HSCLH VSCLL VSCLH OFMTA OFMTB RO 2C 20 40 40 00 00 14 40 00 00 80 00 00 00 02 00 00 08 C0 00 00 00 00 14 0B 01 00 FC FF 00 00
GAMEN[1:0] VSVAV EVAND[1:0] OENC[1:0] EVHS1 EVHAV VSCL[5:0] VSCL[13:6] OFMT[3:0] EVEHAV EVAVG EVANDL MNCCMB MNYCMB YCMBCO[2:0] HYLPF[2:0] CCMBCO[2:0] HSCL[6:0] HSCL[14:7] ACMBCO ACMBRE HYBWI FSCDET ACCFRZ PALM SECDET PALN CDMLPF CDLY[3:0] CTRACK SAT[7:0] HUE[7:0] VRT2X HYDEC ACMBEN VYBW VCTRL[2:0] VSCLEN[1:0] EVAVEV 0 EVAVOD CMBMOD OUTHIZ DIRB 0 UNIT HAVB[10:8] FSEC TBC_ON DATAB[2:0] RGBH PED CHIPID POWDN AGCGN VMEN EAV
6
VBIFLG VSE VALIGN TSTGE1 CADC_PD
5
NOVID AGCOVF 0 CKDIR
4
FFRDET
3
PALDET XT24 TSTGPH
2
CDET PIXSEL
1
HLOCK MNFMT INSEL[2:0]
0
CLOCK IFMT TSTGEN GPPORT
HFSEL[1:0] TSTGPK
AGCFRZ COMP_PH INPSL[1:0] HAVB[7:0] HAVE[7:0] HS1B[8:1] HS1E[8:1] HS2B[8:1] HS2E[8:1] AGC[7:0] HAVE[10:8] CIFCMP[1:0] DIRA HYBWR CTRAP CONT[7:0] BRT[7:0] CBW CORE[1:0] MNFSC[1:0] 0 SYNDIR
TSTGFR[1:0] PROG
HS1BE0 0 DATAA[2:0]
HS2BE0 0
HYPK[1:0]
CKILL[1:0] MNSECAM[1:0]
SCHCMP[3:0]
PAGE 48 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet Table 14: Register Summary
Bit Map Index Mnemonic Default 7 0x20 0x21 0x22 0x23 0x24 0x25 0x26 0x27 0x28 0x29 0x2A 0x2B 0x2C 0x2D 0x2E 0x2F 0x30 0x31 0x32 0x33 0x34 0x35 0x36 0x37 0x38 0x39 0x3A 0x3B 0x3C 0x3D 0x3E 0x3F VBICTL CCDAT1 CCDAT2 VBIL30 VBIL74 VBIL118 VBIL1512 TTFRAM TESTA UVOFFH UVOFFL UGAIN VGAIN VAVB VAVE CTRACK POLCTL REFCOD INVALY INVALU INVALV UNUSEY UNUSEU UNUSEV EXCTRL TRACKA VBICTLB TRACKB RTC CMDE VSDEL CMDF 00 RO RO 00 00 00 00 00 00 00 33 00 00 23 82 00 00 00 10 80 80 10 80 80 04 00 00 00 00 2C 00 00 PERMIN STCTRL VBISWAP ENINCST TT_SYS[1:0] VBI_PH VSALG NOVIDC EVAVY UVDLEN VBI_FR
MAC_DET VCR_DET
MULTIMEDIA VIDEO
6
b1 b1 VBIL3 VBIL7 VBIL11 VBIL15
5
b2 b2 VBIL2 VBIL6 VBIL10 VBIL14
4
VBINSRT b3 b3
3
ODDEN b4 b4 VBIL1 VBIL5 VBIL9 VBIL13
2
EVENEN b5 b5
1
b6 b6 VBIL0 VBIL4 VBIL8 VBIL12
0
P1 P2
VBCVBS b0 b0
VYFMT[1:0]
ODDOS[1:0]
TTFRAM[7:0] 0 TSTCLC 0 TSTCGN 0 0 0 TSTCFR 0 0 0 0 UOFFST[5:4] VOFFST[5:4]
UOFFST[3:0] UGAIN[7:0] VGAIN[7:0] VAVB[6:1] VAVE[8:1] 0 EVAVPL YCRANG 0 VSPL 0 DMCTL[1:0] ODDPL 0 HAVPL 0
VOFFST[3:0]
VAVOD0 CGTC[1:0] EHAVPL 0 HS2PL 0 0
VAVEV0
CFTC[1:0] VAVPL HS1PL 0
INVALY[7:0] INVALU[7:0] INVALV[7:0] UNUSEY[7:0] UNUSEU[7:0] UNUSEV[7:0] SLEV[1:0] VBIMID TDMOD OFFST_CONT[1:0] 0 CLEVEL AGCLSB AGC_LKG VCR_LEV[1:0] PH_CTRL VNOISCT ATCTRAP VCTRAP AGC_LPG[1:0] CHIPREVID VSDEC[5:0] UVDLSL REGUD TASKB CBWI GAMMA0[7:0] - GAMMA31[7:0] GAMMAD0[5:0] - GAMMAD31[5:0] GAMUV0[7:0] - GAMUV31[7:0] GAMUVD0[5:0] - GAMUVD31[5:0]
NEW_CC CC_OVFL YOFFENB COFFENB VCO_BIAS[1:0] PUMP_BIAS[1:0]
ALT656
ODFST TR_MS
RTC_DTO RTC_PID SEC_POL
HCORE[1:0]
CTRAPFSC VIPMODE
0x40-5F GAMMA 0x60-7F GAMMAD 0xC0-DF GAMUV 0xE0-FF GAMUVD
PAGE 49 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Read Only Status Bits Index 00h Mnemonic STAT bit 7 CHIPID bit 6 VBIFLG bit 5 NOVID bit 4 FFRDET bit 3 PALDET bit 2 CDET bit 1 HLOCK bit 0 CLOCK
CLOCK
Status for color lock. 0 1 Not locked. Color lock achieved. Chip is in initial tracking mode. Chip is in steady state tracking mode. No color signal is detected. Color signal is detected.
HLOCK
Status for current line tracking mode. 0 1
CDET
Status for detection of color. 0 1
PALDET
Status for current detected color format. Information contained in this bit is valid only if CLOCK is 1. 0 1 NTSC color format. PAL color format. 50 Hz field frequency, i.e. N,B,G,H,I,D,K,K1,L system. 60 Hz field frequency, i.e. M system.
FFRDET
Status for current detected field frequency. 0 1
NOVID
Video detect flag. This bit should not be used for detecting the presence of a TV channel from the output of a TV tuner. 0 1 Sync has been detected for the last 32 lines. No sync has been detected. Video is in active region. Video is in vertical blanking region. KS0127B. S5D2650.
VBIFLG
Vertical blanking interval flag. 0 1
CHIPID
Chip version ID. Please refer to the CHIPREVID bits for additional information 0 1
PAGE 50 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Control Register A Index 01h Mnemonic CMDA bit 7 POWDN bit 6 VSE bit 5 bit 4 bit 3 XT24 bit 2 PIXSEL bit 1 MNFMT bit 0 IFMT
HFSEL[1:0]
IFMT
Manual video input standard select. Standard selection can be controlled automatically if MNFMT=0. 0 1 Chip is forced to assume input is 50 Hz.* Chip is forced to assume input is 60 Hz. The chip determines the input video standard based on the detected field rate:* NTSC if 60 Hz. PAL/SECAM if 50 Hz. Input video standard is selected with the IFMT bit. Output data is at square pixel rate. Output data is at CCIR 601 rate.* External clock is 26.8 MHz. External clock is 24.576 MHz.* Force loop to very fast. Force loop to fast. Force loop to VCR time constant.* Force loop to TV time constant. Line 10/10.5.* Line 9/9.5. Normal operation.* All chip functions except microprocessor interface and CK/CK2 generation are disabled. The output of the CK/CK2 pins retains the most recent frequency when the power down mode is enabled.
MNFMT
Manual input format control override. When this bit is 1 the IFMT bit is enabled. 0
1 PIXSEL 0 1 XT24 0 1 HFSEL[1:0] 0 1 2 3 VSE 0 1 POWDN 0 1
Select pixel sampling rate.
Select the external clock reference frequency.
Horizontal tracking loop frequency select.
Change the vertical end location of the VS.
Power down mode.
PAGE 51 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Control Register B Index 02h Mnemonic CMDB bit 7 AGCGN bit 6 VALIGN bit 5 AGCOVF bit 4 bit 3 bit 2 bit 1 INSEL[2:0] bit 0
AGCFRZ COMP_PH
INSEL[2:0]
Analog input channel select. 0 1 2 3 4 5 6 7 AY0 is composite input.* AY1 is composite input. ACR0 is composite input. ACR1 is composite input. AY0 is Luminance input, ACB0 is chrominance input. AY1 is Luminance input, ACB1 is chrominance input. AY0 is luminance input, ACB0 is Cb input, ACR0 is Cr input. AY1 is luminance input, ACB1 is Cb input, ACR1 is Cr input. Normal operation * Phase inversion AGC is running. Reading AGC register returns the current AGC gain.* AGC is frozen. Gain can be changed or read with AGC register. AGC gain tracks to sync tip and back porch delta. If ADC overflows, AGC gain will be reduced (this has higher priority over normal sync tip - back porch tracking).* VS leading edge occurs during serration pulses (typically within the first serration pulse). VS trailing edge is aligned to half line or beginning of the line depending on the field.* VS leading edge is aligned to half line or beginning of the line depending on the field. VS trailing edge is always aligned to beginning of the line. Normal mode. AGC gain calculation is based on sync tip to back porch difference equal to 68 ADC code.* AGC gain calculation is base on sync tip to back porch difference equal to 54 ADC code. This will reduce the AGC gain by a factor of 1/1.25 compare to normal mode. When used in conjunction with PED and RGBH, this effectively increases the input dynamic range.
COMP_PH
Cb & Cr phase inversion in case of Component input 0 1
AGCFRZ
Freeze the analog AGC for the Y and C paths at their current values. 0 1
AGCOVF
AGC gain control mode. 0 1
VALIGN
VS edge alignment control. 0
1 AGCGN
AGC gain calculation. 0 1
PAGE 52 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Control register C Index 03h Mnemonic CMDC bit 7 VMEN bit 6 TSTGE1 bit 5 0 bit 4 TSTGPK bit 3 TSTGPH bit 2 bit 1 bit 0 TSTGEN
TSTGFR[1:0]
TSTGEN
Enable manual control of horizontal phase and frequency tracking. 0 1 Auto phase and frequency tracking.* Enable manual control of horizontal phase and frequency with TSTGFR[1:0] and TSTGPH. Stop frequency tracking and freeze the frequency at the current value.* Horizontal frequency tracks the input. Horizontal frequency tracking ignores video input and runs at nominal value based on the field rate and output pixel rate selected by IFMT and PIXEL bits. No phase tracking.* Horizontal phase tracks the input video or HS1 input if in slave mode. AGC clamps to back porch and gain is set based on sync tip-back porch difference.* AGC clamps to sync tip and gain is set based on peak-valley difference. Disables TSTGPK.* Enables TSTGPK. Normal vertical sync operation.* Vertical sync ignores input and free runs at 50 Hz or 60 Hz. This mode can be used to generate video timing for a slave device.
TSTGFR[1:0]
When TSTGEN == 1, these two bits control the horizontal frequency tracking. 00 01 1X
TSTGPH
When TSTGEN == 1, this bit controls the horizontal phase tracking. 0 1
TSTGPK
If TSTGE1 == 1, this bit controls AGC. 0 1
TSTGE1
Enables the function of TSTGPK. 0 1
VMEN
Vertical master mode. 0 1
PAGE 53 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Control Register D Index 04h Mnemonic CMDD bit 7 EAV bit 6 CADC_PD bit 5 CKDIR bit 4 bit 3 bit 2 SYNDIR bit 1 PROG bit 0 GPPORT
INPSL[1:0]
GPPORT
General purpose port. This register is useful only if DATAA[2:0] == 7. If DIRA == 0, this bit is read only and reflects the logic state at PORTA pin. If DIRA == 1, any value written to this bit will appear at PORTA pin. Progressive YPbPr Input Mode, ADC sampling clock = 54 MHz 0 1 Interlaced YPbPr Input Mode.(720x480i) Progressive YPbPr Input Mode.(720x480p) HS1 and VS are output.* HS1 and VS are input. Video source is analog and connected to the chip's analog input. Clock is internally generated.* Video source is 8-bit digital CbYCr and connected to EXV0 through EXV7 pins. Video source is 8-bit digitized CVBS and connected to EXV0 through EXV7 pins. Clock is from internal clock generator. A reference clock at XTALI pin is required.* Clock is from CK pin. When this is selected, the CK pin automatically becomes an input. All ADC's Power On. C-ADC's Power Down, in case of CVBS input modes*. Horizontal and vertical syncs are from HS1 and VS pins, respectively.* Syncs are embedded in the 8-bit digital data stream (CCIR 656 compatible).
PROG
SYNDIR
HS1 and VS pin direction control. 0 1
INPSL[1:0]
Video input and clock source select. 0 1 3
CKDIR
Clock select. 0 1
CADC_PD
C-ADC's Power down mode. 0 1
EAV
In 8-bit digital CbYCr input mode, this bit selects the sync source. 0 1
PAGE 54 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
HAV Start Control Index 05h 0Ch Mnemonic HAVB HXTRA HAVB[10:8] bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
HAVB[7:0] HAVE[10:8] HS1BE0 HS2BE0
HAVB[10:0]
This 11-bit register is used to define the start location of the HAV signal relative to the sync tip (for CVBS input, this is the composite video sync tip. For 8-bit CbYCr input, this is the leading edge of the HS1 or EAV). The content of this register is a 2's complement number which is used as an offset to the default. The resolution for this register is 1 CK clock.
HAV End Control Index 06h 0Ch Mnemonic HAVE HXTRA HAVB[10:8] bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
HAVE[7:0] HAVE[10:8] HS1BE0 HS2BE0
HAVE[10:0]
This 11-bit register is used to define the end location of the HAV signal relative to the sync tip. The content of this register is a 2's complement number which is used as an offset to the default The resolution for this register is 1 CK clock.
HS1 Start Control Index 07h 0Ch Mnemonic HS1B HXTRA HAVB[10:8] bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
HS1B[8:1] HAVE[10:8] HS1BE0 HS2BE0
HS1B[8:1] HS1BE0
If HS1 is programmed as an output, this 9-bit register defines the start location of the HS1 signal. The content of this register is a 2's complement number which is used as an offset to the default. The resolution for this register is 1 CK clock.
PAGE 55 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
HS1 End Control Index 08h 0Ch Mnemonic HS1E HXTRA HAVB[10:8] bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
HS1E[8:1] HAVE[10:8] HS1BE0 HS2BE0
HS1E[8:1] HS1BE0
If HS1 is programmed as an output, this 9-bit register defines the end location of the HS1 signal. The content of this register is a 2's complement number which is used as an offset to the default. The resolution for this register is 1 CK clock.
HS2 Start Control Index 09h 0Ch Mnemonic HS2B HXTRA HAVB[10:8] bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
HS2B[8:1] HAVE[10:8] HS1BE0 HS2BE0
HS2B[8:1] HS2BE0
This 9-bit register defines the start location of the HS2 signal. The content of this register is a 2's complement number which is used as an offset to the default HS2B location. The resolution for this register is 1 CK clock.
HS2 End Control Index 0Ah 0Ch Mnemonic HS2E HXTRA HAVB[10:8] bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
HS2E[8:1] HAVE[10:8] HS1BE0 HS2BE0
HS2E[8:1] HS2BE0
This 9-bit register defines the end location of the HS2 signal. The content of this register is a 2's complement number which is used as an offset to the default HS2E location. The resolution for this register is 1 CK clock.
PAGE 56 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
AGC Control Index 0x0B Mnemonic AGC bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
AGC[7:0]
AGC[7:0]
This register is used to manually set AGC when AGCFRZ is set to "1". The content in the register is unsigned.
Chroma Demodulation Control Index 0Dh Mnemonic CDEM bit 7 OUTHIZ bit 6 FSEC bit 5 TBC_ON bit 4 bit 3 bit 2 0 bit 1 0 bit 0 0
CIFCMP[1:0]
CIFCMP[1:0]
IF compensation for the chroma path. 0 1 2 3 No compensation.* Upper chroma side band is 1 dB higher than lower side band. Upper chroma side band is 3 dB higher than lower side band. Upper chroma side band is 6 dB higher than lower side band. Normal operation* TBC Test mode. Select SECAM chroma frequency demodulation filter if SECAM video is detected.* Always use SECAM chroma frequency demodulation filter.
TBC_ON
Time based correction Test Mode 0 1
FSEC
Chroma frequency demodulation filter select for SECAM video. 0 1
OUTHIZ
This is the software output three-state control bit. If this bit is set to a "1", or the OEN pin is at a logic LOW level, output pins can be selectively put in the high impedance state using the additional software control bits OENC[1:0]. 0 1 This is default setting.* This will enable the output pins to be three-stated regardless the state of the OEN pin.
PAGE 57 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Port A and B Control Index 0Eh Mnemonic PORTAB bit 7 DIRB bit 6 bit 5 DATAB[2:0] bit 4 bit 3 DIRA bit 2 bit 1 DATAA[2:0] bit 0
DATAA[2:0]
Port A data select. For internal gate signal locations. 0 1 2 3 4 5 6 7 Port A is disconnected from the internal signal path.* Port A is connected to the BPG (back porch gate) signal. Port A is connected to the SYG (sync tip gate) signal. Port A is connected to the CBG (color burst gate) signal. Port A is connected to the CBGW (color burst gate wide) signal. The CBGW is high for the entire color burst period. Port A is connected to the SLICE (mid way of the sync tip) signal. Port A is connected to the VBI (vertical blanking interval) signal. Port A is connect to the GPPORT bit. Port A is configured as input. The input is connected directly to the signal path selected by DATAA[2:0]. The internally generated gate signal is disconnected from the signal path.* Port A is an output and is driven by the internally generated signal as selected by DATAA[2:0]. Port B is disconnected from the internal signal path.* Port B is disconnected. Port B is connected to the FH2 (twice per line pulses) signal. Port B is connected to the FS_PULSE (falling edge of the sync tip) signal. Port B is connected to the VBI_CVBS (VBI raw ADC) signal. This signal is high for those lines that output data directly from the ADC (not YUV or RGB data). Port B is connected to the VBI_PROC (VBI sliced) signal. This signal is high for those video lines that output sliced VBI data. Port B is connected to the COFF signal. Port B is disconnected. Port B is configured as input. The input is connected directly to the signal path selected by DATAB[2:0]. The internally generated gate signal is disconnected from the signal path.* Port B is an output and is driven by the internally generated signal as selected by DATAB[2:0].
DIRA
Port A direction control. 0
1 DATAB[2:0]
Port B data select. For internal gate signal locations. 0 1 2 3 4 5 6 7
DIRB
Port B direction control. 0
1
PAGE 58 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Luma Control Register Index 0x0F Mnemonic LUMA bit 7 0 bit 6 UNIT bit 5 RGBH bit 4 PED bit 3 HYBWR bit 2 CTRAP bit 1 bit 0
HYPK[1:0]
HYPK[1:0]
Luminance horizontal peaking control around 3 MHz. 0 1 2 3 Less than nominal peaking.* (0 dB) Nominal peaking. (2 dB) Increased peaking. (4 dB) Maximum peaking. (8 dB) No chroma trap. This mode is recommended for S-video or component video input.* Chroma trap is enabled. Full bandwidth.* Reduced bandwidth. No pedestal. 0% = Y code 16. 100% = Y code 235.* Gain adjusted for 7.5% blank-to-black setup (pedestal). 7.5% = Y code 16. 7.5% 100% input produce Y code 16 - 235. Black (0% or 7.5%) to peak white(100%) input produce Y code 16 to 235.*. Black (0% or 7.5%) to peak white(100%) input produce Y code 0 to 255.
CTRAP
Chroma trap (notch filter) in the luma path. 0 1
HYBWR
Luminance horizontal bandwidth reduction control. 0 1
PED
Enable gain correction for 7.5 blank-to-black setup (pedestal). 0 1
RGBH
High gain to produce full range Y for 0% (or 7.5% if PED = 1) to 100% input. 0 1
UNIT
When PED and RGBH are both set to a "1", setting this bit to a "1" produces a unit gain for CCIR 601 digital input (INPSL[1:0] = 1). 0 1 Luma DC gain is controlled by PED and RGBH as described for each bit.* Luma DC gain is unity for CCIR 601 digital input.
PAGE 59 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Contrast Control Index 0x10 Mnemonic CON bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
CON[7:0]
CON[7:0]
This 8-bit register contains a 2's compliment number for contrast control.
Brightness Control Index 0x11 Mnemonic BRT bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
BRT[7:0]
BRT[7:0]
Brightness control register. The number contained in the register is 2's compliment.
PAGE 60 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Chroma Control Register A Index 0x12 Mnemonic CHROMA bit 7 ACCFRZ bit 6 PALM bit 5 PALN bit 4 CBW bit 3 bit 2 bit 1 bit 0
CORE[1:0]
CKILL[1:0]
CKILL[1:0]
Color kill. 0 2 3 Auto detect mode. If color burst is too low or no color burst, chroma data is forced to code 128.* Chroma is always ON. Chroma data is always forced to code 128. No coring. Chroma data within the range 128+/-1, inclusive, will be force to 128. Chroma data within the range 128+/-3, inclusive, will be force to 128.* Chroma data within the range 128+/-7, inclusive, will be force to 128. Chroma 3 dB bandwidth is 850 kHz.* Chroma 3 dB bandwidth is 550 kHz. Select NTSC-N.* Select PAL-N. Select color tracking for NTSC-M.* Select color tracking for PAL-M. Chroma gain tracks the input. Color saturation can be adjusted with SAT.* Chroma gain freezes at the current saturation level.
CORE[1:0]
Chroma data coring. 0 1 2 3
CBW
Chroma bandwidth control. 0 1
PALN
Select color tracking for PAL-N, or NTSC-N when input field rate is 50 Hz and Fsc is 3.58 MHz. 0 1
PALM
Select color tracking for PAL-M or NTSC-M when input field rate is 60 Hz. 0 1
ACCFRZ
Chroma gain tracking freeze control. 0 1
PAGE 61 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Chroma Control Register B Index 0x13 Mnemonic CHROMB bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
CDLY[3:0]
SCHCMP[3:0]
SCHCMP[3:0] CDLY[3:0]
Phase constant compare value for color burst phase relative to sync tip. Each step is 22.5 degrees with the value of 0 equal to 0 degree. Chroma path group delay relative to the luma path (in unit of CK): 0 1 2 3 4 5 6 7 8 9 A B C D E F No delay. -0.5 1 0.5 2 1.5 3 2.5 -4 -4.5 -3 -3.5 -2 * -2.5 -1 -1.5
PAGE 62 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Chroma Demodulation Control and Status Index 0x14 Mnemonic DEMOD bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
FSCDET SECDET CDMLPF CTRACK
MNFSC[1:0]
MNSECAM[1:0]
MNSECAM[1:0] Enable manual SECAM input detection. 0 2 3 MNFSC[1:0] 0 2 3 CTRACK 0 1 CDMLPF 0 1 SECDET 0 1 FSCDET 0 1 Detection of SECAM input is automatic.* Force the chip to assume input is not SECAM. Force the chip to assume input is SECAM. Detection of Fsc frequency is automatic.* Force chip to assume input Fsc is 4.43 MHz or 4.286 MHz. Force chip to assume input Fsc is 3.58 MHz. Chroma frequency tracking is based on the field rate and Fsc.* Chroma frequency tracking is based on field rate only. Chroma data pass through the LPF for color demodulation.* Chroma data bypass the LPF. This setting is used for component video input. Chip did not detect SECAM input. Chip detected SECAM input. Chip detected 4.43 MHz or 4.286 MHz Fsc. Chip detected 3.58 MHz Fsc.
Enable manual Fsc detection.
Chroma frequency tracking mode.
Bypass the LPF in the chroma demodulator.
SECAM detection (read only).
Color subcarrier detection (read only).
PAGE 63 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Color Saturation Control Index 0x15 Mnemonic SAT bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
SAT[7:0]
SAT[7:0]
Color saturation control register. Register content is in 2's complement if TSTCGN=0. 0 value corresponds to nominal saturation.
Hue Control Index 0x16 Mnemonic HUE bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
HUE[7:0]
HUE[7:0]
Hue control register. The register content is in 2's compliment format. It covers the range from -180 to +178.59 degree. The resolution is 1.41/LSB.
PAGE 64 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Vertical Processing Control A Index 0x17 Mnemonic VERTIA bit 7 MNYCMB bit 6 bit 5 YCMBCO[2:0] bit 4 bit 3 VRT2X bit 2 bit 1 VCTRL[2:0] bit 0
VCTRL[2:0]
Luminance vertical filter control. 0 1 2 3 4 Scaler uses LPF path, comb uses HPF.* Scaler uses full bandwidth, comb is disabled. Scaler is disabled, comb uses full bandwidth. Scaler uses LPF, comb is disabled. Scaler is disabled, comb uses HPF. Select 3-tap vertical scaler filter.* Select 5-tap vertical scaler filter. This option can be used only if horizontally cropped line is less than or equal to 384 pixels. [1/4 1/2 1/4].* [3/8 1/2 1/8]. [1/2 1/2 0]. [1 0 0]. [0 1 0]. [1/2 0 1/2]. [0 1/2 1/2]. [1/8 1/2 3/8]. Luma comb filter coefficients are automatically selected based on input video standard.* Luma comb filter coefficients are selected with YCMBCO[2:0].
VRT2X
3/5-tap vertical scaler filter select. 0 1
YCMBCO[2:0]
Luma comb filter coefficients selection when the MNYCMB is set to "1". 0 1 2 3 4 5 6 7
MNYCMB
Select between auto and manual luma comb filter coefficients. 0 1
PAGE 65 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Vertical Processing Control B Index 0x18 Mnemonic VERTIB bit 7 bit 6 HYLPF[2:0] bit 5 bit 4 HYBWI bit 3 HYDEC bit 2 bit 1 bit 0 0
VSCLEN[1:0]
VSCLEN[1:0]
Vertical scaling enable. 0 1 2 3 Vertical scaling is enabled.* Vertical scaling is disabled. Vertical scaling is disabled. Video is 1-line delayed. Vertical scaling is disabled. Video is 2-line delayed. Luma path decimation is enabled.* Luma path decimation is disabled. Normal bandwidth.* Bandwidth is 1 MHz higher. Full bandwidth.* 4.5 MHz bandwidth. 3.5 MHz bandwidth. 2.5 MHz bandwidth. 1.5 MHz bandwidth.
HYDEC
Luma path decimation filter enable. 0 1
HYBWI
Luma path decimation filter bandwidth select. 0 1
HYLPF[2:0]
Horizontal luma LPF bandwidth control. 0 1 2 3 4
PAGE 66 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Vertical Processing Control C Index 0x19 Mnemonic VERTIC bit 7 MNCCMB bit 6 bit 5 CCMBCO[2:0] bit 4 bit 3 ACMBEN bit 2 VYBW bit 1 EVAVEV bit 0 EVAVOD
EVAVOD
Enable VAV signal output during ODD field. 0 1 VAV signal is disabled (always inactive) during ODD field. VAV signal is enabled during ODD field.* VAV signal is disabled (always inactive) during EVEN field. VAV signal is enabled during EVEN field.* Full bandwidth.* Reduced bandwidth. Active comb is disabled.* Active comb is enabled. Select the coefficient set [1/2 1/2 0] (if VRT2X = 0).* Select the coefficient set [1/4 1/2 1/4] (if VRT2X = 0). Select the coefficient set [0 1/2 1/2 0 0] (if VRT2X = 1). Select the coefficient set [0 1/4 1/2 1/4 0] (if VRT2X = 1). Select the coefficient set [1 0 0]. Select the coefficient set [0 1 0]. Select the coefficient set [0 0 1]. No output (disabled). Filter coefficients are automatically selected based on the selected video input standard. SECAM must use this value.* Filter coefficients are selected manually with CCMBCO[2:0].
EVAVEV
Enable VAV signal output during EVEN field. 0 1
VYBW
Luma vertical bandwidth control. 0 1
ACMBEN
Enable luma active comb for NTSC. 0 1
CCMBCO[2:0]
Manual chorma comb filter coefficients select. 0 1 2 3 4 5 6 7
MNCCMB
Chroma comb filter coefficients are selected automatically or manually. 0 1
PAGE 67 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Horizontal Scaling Ratio Index 0x1A 0x1B Mnemonic HSCLL HSCLH bit 7 bit 6 bit 5 bit 4 HSCL[6:0] HSCL[14:7] bit 3 bit 2 bit 1 bit 0 CMBMOD
CMBMOD
This bit controls when comb is enabled internally. 0 1 Comb is enabled by the internal signal COMB_EN.* Comb is enabled when VAV is active.
HSCL[14:0]
The 15-bit register defines a horizontal scaling ratio of HSCL[14:0]/215. Any change to this value will become effective during the next vertical sync.
Vertical Scaling Ratio Index 0x1C 0x1D Mnemonic VSCLL VSCLH bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
VSCL[5:0] VSCL[13:6]
ACMBCO ACMBRE
ACMBRE
Active comb filter threshold select. 0 1 High threshold.* Low threshold. Use the set of coefficients for 100% comb.* Use the set of coefficients for 75% comb.
ACMBCO
Active comb filter coefficient set select. 0 1
VSCL[13:0]
The 14-bit register defines a vertical scaling ratio of VSCL[13:0]/214. Any change to this value will become effective during the next vertical sync.
PAGE 68 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Output Control A Index 0x1E Mnemonic OFMTA bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
GAMEN[1:0]
OENC[1:0]
OFMT[3:0]
OFMT[3:0]
Digital video output format select. 16 and 24 bit data are output at CK2 clock rate. 8 bit data are output at CK clock rate. 0 1 2 3 4 5 6 7 8 16-bit YCbCr 4:2:2 output on the Y and C output ports.* 12-bit YCbCr 4:1:1 output on the Y and C output ports. 8-bit YCbCr 4:2:2 without embedded timing reference codes. 8-bit YCbCr 4:2:2 with embedded timing reference codes. 24-bit YCbCr 4:4:4. 16-bit RGB 565. 24-bit RGB 888 with linear bit ordering. 24-bit RGB 888, bit ordering is an extension of the 16-bit RGB 565 format. Same as mode 2 with the additional of 8-bit YCbCr 4:2:2 data output on the EXV port. While the Y port can be scaled down, the EXV port will always be a full size picture. Same as 8 with the addition of SAV and EAV codes. output Y ADC data all the time (including syncs) on the Y port, C port is non-scaled 656 data with no timing codes. Output Y ADC data all the time (including syncs) on the Y port, Output Cb ADC data all the time (including syncs) on the C port, Output Cr ADC data all the time (including syncs) on the EXV port,
9 A B
OENC[1:0]
When either the OEN pin is low or the OUTHIZ is a "1", these two bits will determine which output pins are three-stated. 0 1 2 3 All video data pins are input(EXV) and Hi-Z(Y,C) All pins are input(I/O Pins) and Hi-Z(All output pins) except CK, CK2 pins. All pins listed above, plus CK and CK2 are input(CK), Hi-Z(CK2) Always output data. No gamma correction.* Gamma correction is applied to Y/G data. Gamma correction is applied to U/B and V/R data. Gamma correction is applied to Y/G, U/B, and V/R data.
GAMEN[1:0]
Gamma correction enable. 0 1 2 3
PAGE 69 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Output Control B Index 0x1F Mnemonic OFMTB bit 7 VSVAV bit 6 bit 5 bit 4 EVHS1 bit 3 EVHAV bit 2 EVEHAV bit 1 EVAVG bit 0 EVANDL
EVAND[1:0]
EVAVG
Gate EVAV with VAV before sending to output. 0 1 EVAV is not gated with VAV. EVAV may be active outside of active VAV region.* EVAV is gated with VAV. EVAV can be active only when VAV is active. No additional qualifier.* EHAV uses qualifier from EVAND[1:0]. No additional qualifier.* HAV uses qualifier from EVAND[1:0]. No additional qualifier.* HS1 uses qualifier from EVAND[1:0].
EVEHAV
Additional qualifier for EHAV. 0 1
EVHAV
Additional qualifier for HAV. 0 1
EVHS1
Additional qualifier for HS1. 0 1
EVAND[1:0], EVANDL
Qualifier signal that defines active video lines. This control enables 656 codes, HAV, EHAV and HS1. EVANDL is the EVAND LSB. These three bits are grouped together and explained below 0 1 2 3 4 5 6 7 Qualifier is active for all lines.* Qualifier is EVAV. -- Any line during vertical active or blank will be output. Qualifier is EVAV and VAV -- All lines during vertical blank (VAV==0) and all lines when EVAV is active during vertical active will be output. Qualifier is VAV -- All lines during vertical active will be output. Qualifier is EVAV and VAV -- All lines that EVAV is active during vertical active will be output. Qualifier is EVAV, VAV and VBI_RAW_EN -- All lines as in option 4 plus the VBI RAW ADC lines. Qualifier is EVAV, VAV, VBI_RAW_EN and VBI_SLC_EN-- All lines as in option 5 plus the VBI Sliced Lines. All VBI sliced and VBI RAW Lines only. Output normal VS.* VS has the same output as VAV (this affects the V flag in 656 code).
VSVAV
Enable VAV to be output to VS. 0 1
PAGE 70 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
VBI Decoder Control Index 0x20 Mnemonic VBICTL bit 7 VBCVBS bit 6 bit 5 bit 4 VBINSRT bit 3 ODDEN bit 2 EVENEN bit 1 bit 0
VYFMT[1:0]
ODDOS[1:0]
ODDOS[1:0]
Line offset for ODD field. See also VBIL[15:0]. 0 1 2 3 ODD field line offset is -1 compared to EVEN field.* No offset. ODD field line offset is 1 compared to EVEN field. ODD field line offset is 2 compared to EVEN field. No processing.* VBI processing is enabled for EVEN field. No processing.* VBI processing is enabled for ODD field. VBI data is not output on the Y bus.* VBI data is output on the Y bus. 1 bit on Y7 per CK2 clock.* 1 bit on Y7 plus a "1" on Y3 per CK2 clock. 4 bits on Y7..Y4, with first bit on Y7, last bit on Y4, plus a "1" on Y3 per CK2 clock. 8 bits on Y7..Y0, with first bit on Y7, last bit on Y0, per CK2 clock.
EVENEN
VBI data processing for EVEN field. 0 1
ODDEN
VBI data processing for ODD field. 0 1
VBINSRT
Enable VBI data to be output on the Y bus. 0 1
VYFMT[1:0]
When VBINSRT = 1, these bits control how VBI data are output on the Y bus. 0 1 2 3
VBCVBS
Enable digitized CVBS data from ADC to be output for the selected VBI line instead of sliced VBI data. The new VBIMID bit allows simultaneous output (line by line bases) of sliced data and raw ADC data. 0 1 Output sliced VBI data for any line whose VBIL value ~= 0.* Output digitized CVBS data for any line whose VBIL value ~=0.
PAGE 71 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
First Decoded Close-Caption Data Byte (Read Only) Index 0x21 Mnemonic CCDAT1 bit 7 b0 bit 6 b1 bit 5 b2 bit 4 b3 bit 3 b4 bit 2 b5 bit 1 b6 bit 0 P1
CCDAT1
This byte contains the first byte of the decoded close-caption data as defined in EIA-608. In order for this register to receive the CC data, VBINSRT must be programmed to a "1", and VYFMT[1:0] must be programmed with the value 3. The same applies to CCDAT2. For normal NTSC Closed Caption decoding, ODDEN should be set to a "1", VBIL12 should be programmed with the value 1.
Second Decoded Close-Caption Data Byte (Read Only) Index 0x22 Mnemonic CCDAT2 bit 7 b0 bit 6 b1 bit 5 b2 bit 4 b3 bit 3 b4 bit 2 b5 bit 1 b6 bit 0 P2
CCDAT2
This byte contains the second byte of the decoded close-caption data as defined in EIA-608.
VBI Data Decoding Index 0x23 0x24 0x25 0x26 Mnemonic VBIL30 VBIL74 VBIL118 VBIL1512 bit 7 VBIL3 VBIL7 VBIL11 VBIL15 bit 6 bit 5 VBIL2 VBIL6 VBIL10 VBIL14 bit 4 bit 3 VBIL1 VBIL5 VBIL9 VBIL13 bit 2 bit 1 VBIL0 VBIL4 VBIL8 VBIL12 bit 0
VBIL0..VBLI15
These 16 2-bit numbers select how the chip should decode the VBI data for each VBI line. For 60 Hz video, VBIL1 through VBIL15 correspond to lines 10 through 24 in the ODD field, and lines 273 through 286 in the EVEN filed for NTSC (refer to NTSC line numbering convention). For 50 Hz video, VBIL1 corresponds to line 7 in the ODD field, and line 320 in the EVEN field. VBIL0 is used for all other lines not covered by VBIL1 through VBIL15. 0 1 2 3 Decode normal video.* Decode Closed Caption data. Decode Teletext data. Decode WSS data.
PAGE 72 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Teletext Frame Alignment Pattern Index 0x27 Mnemonic TTFRAM bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
TTFRAM[7:0]
TTFRAM[7:0]
User programmable Teletext frame alignment pattern.
UV Offset Adjustment Index 0x29 0x2A Mnemonic UVOFFH UVOFFL bit 7 TSTCLC bit 6 TSTCGN bit 5 0 bit 4 TSTCFR bit 3 bit 2 bit 1 bit 0
UOFFST[5:4]
VOFFST[5:4]
UOFFST[3:0]
VOFFST[3:0]
VOFFST[5:0], UOFFST[5:0] TSTCFR
These two 6-bit 2's compliment values are for offset adjustment to the U and V components of the chroma data. The resolution is 1/4 LSB of the 8-bit U and V. Chroma frequency tracking control. 0 1 Chroma frequency tracking is enabled.* Chroma frequency tracking is open loop. Chroma gain tracks input.* Chroma gain is controlled by SAT only. Cloche filter is enabled for SECAM input.* DC bypass of the cloche filter.
TSTCGN
Chroma gain control. 0 1
TSTCLC
Cloche filter bypass. 0 1
PAGE 73 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
U Component Gain Adjustment Index 0x2B Mnemonic UGAIN bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
UGAIN[7:0]
UGAIN[7:0]
U component gain adjustment. The nominal value is 0.
V Component Gain Adjustment Index 0x2C Mnemonic VGAIN bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
VGAIN[7:0]
VGAIN[7:0]
V component gain adjustment. The nominal value is 0.
VAV Begin Index 0x2D Mnemonic VAVB bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 VAVOD0 bit 0 VAVEV0
VAVB[6:1]
VAVEV0 VAVOD0 VAVB[6:1]
The LSB for VAVB and VAVE for the even field. The LSB for VAVB and VAVE for the odd field. The 6 MSB's of a 7-bit unsigned number which defines the start of VAV. The value "0" corresponds to line 4.
VAV End Index 0x2E Mnemonic VAVE bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
VAVE[8:1]
VAVE[8:1]
The 8 MSB's of a 9-bit unsigned number which defines the end of VAV. The value "0" corresponds to line 4.
PAGE 74 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Chroma Tracking Control Register Index 0x2F Mnemonic CTRACK bit 7 0 bit 6 0 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
DMCTL[1:0]
CGTC[1:0]
CFTC[1:0]
CFTC[1:0]
Chroma frequency tracking time constant. 0 1 2 3 Slower.* Slow. Fast. Faster. Slower.* Slow. Fast. Faster. Chroma demodulation is enabled.* Chroma demodulation is bypassed for digital YCbCr input. Chroma demodulation is bypassed for analog YPbPr input. Cb path is phase delayed by one half of CK2 clock period. Chroma demodulation is bypassed for analog YPbPr input. Cr path is phase delayed by one half of CK2 clock period.
CGTC[1:0]
Chroma gain tracking time constant. 0 1 2 3
DMCTL[1:0]
Chroma demodulation bypass mode. 0 1 2 3
PAGE 75 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Timing Signal Polarity Control Index 0x30 Mnemonic POLCTL bit 7 EVAVPL bit 6 VSPL bit 5 ODDPL bit 4 HAVPL bit 3 EHAVPL bit 2 HS2PL bit 1 VAVPL bit 0 HS1PL
HS1PL
HS1 polarity. 0 1 Active high.* Active low. Active high.* Active low. Active high.* Active low.* Active high.* Active low. Active high.* Active low. Active high.* Active low. Active high.* Active low. Active high.* Active low.
VAVPL
VAV polarity. 0 1
HS2PL
HS2 polarity. 0 1
EHAVPL
EHAV polarity. 0 1
HAVPL
HAV polarity. 0 1
ODDPL
ODD polarity (this also affects the F bit in 656 code). 0 1
VSPL
VS polarity (this also affect the V bit in 656 code). 0 1
EVAVPL
EVAV polarity. 0 1
PAGE 76 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Reference Code Insertion Control Index 0x31 Mnemonic REFCOD bit 7 YCRANG bit 6 0 bit 5 0 bit 4 0 bit 3 0 bit 2 0 bit 1 0 bit 0 0
YCRANG
Digital video output range control. 0 1 Y and C ranges are limited to 1 - 254; R, G, and B ranges are limited to 1 - 254.* Y range is limited to 16 - 235; C range is limited to 16 - 240; R, G, and B ranges are limited to 16 - 240.
Invalid Y Code Index 0x32 Mnemonic INVALY bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
INVALY[7:0]
INVALY[7:0]
User programmed code to be output for Y data when HAV is active but EHAV is inactive.
Invalid U Code Index 0x33 Mnemonic INVALU bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
INVALU[7:0]
INVALU[7:0]
User programmed code to be output for U data when HAV is active but EHAV is inactive.
Invalid V Code Index 0x34 Mnemonic INVALV bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
INVALV[7:0]
INVALV[7:0]
User programmed code to be output for V data when HAV is active but EHAV is inactive.
PAGE 77 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Unused Y Code Index 0x35 Mnemonic UNUSEY bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
UNUSEY[7:0]
UNUSEY[7:0]
User programmed code to be output for Y data when HAV is inactive.
Unused U Code Index 0x36 Mnemonic UNUSEU bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
UNUSEU[7:0]
UNUSEU[7:0]
User programmed code to be output for U data when HAV is inactive.
Unused V Code Index 0x37 Mnemonic UNUSEV bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
UNUSEV[7:0]
UNUSEV[7:0]
User programmed code to be output for V data when HAV is inactive.
PAGE 78 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Extra Control Bits for the S5D2650 Version Index 0x38 CLEVEL Mnemonic EXCTRL bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 0 bit 0 CLEVEL
PERMIN ENINCST
SLEV[1:0]
OFFST_CONT[1:0]
Programmable CKILL burst level select bit. 0 1 Burst peak level is 11 IRE.* Burst peak level is 5.5 IRE. 0.5us Y-ADC/1.0us C-ADC Offset timing 1.0us Y-ADC/2.0us C-ADC Offset timing* 2.0us Y-ADC/3.0us C-ADC Offset timing 3.0us Y-ADC/4.0us C-ADC Offset timing Slice level fixed to 50%(Same as KS0127B)* Slice level fixed to 88% Slice level fixed to 25% or 75% variable, in case of input condition Auto slice level based on back porch and sync tip. Scaler on during VBI interval (defined by VAV).* Scaler off during VBI interval. Fast* Slow
OFFST_CONT [1:0]
Y-ADC, C-ADC Offset time control 0 1 2 3
SLEV[1:0]
HSYNC Slice level control for robust sync detection 0 1 2 3
ENINCST
Scaler enable control bit during VBI. 0 1
PERMIN
Integration time for auto slice level creation 0 1
PAGE 79 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Tracking Configuration Controls A Index 0x39 Mnemonic TRACKA bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
STCTRL MAC_DET VCR_DET
VCR_LEV[1:0]
ATCTRAP VBCTRAP AGCLSB
AGCLSB
AGC LSB for control of the 9 bit AGC gain value. This bit only write to AGC when AGCFRZ is 1. 0 1 Write `0' to AGC 9 bit control LSB if AGCFRZ = 1.* Write `1' to AGC 9 bit control LSB if AGCFRZ = 1. Chroma trap is controlled by CTRAP only.* Chroma trap enabled during VBI. Chroma trap is controlled by CTRAP only.* If VCR type input is detected, then CTRAP is enabled. 50 PPM.* 100 PPM. 200 PPM. 400 PPM. SCH locked video. Color burst not locked to Fh (VCR). Standard video detected. Macrovision Encoded data detected. Normal state machine transitions.* Steady state sync level removed as condition for lock.
VBCTRAP
Chroma trap enabled during the VBI. 0 1
ATCTRAP
Auto Chroma Trap on luma path when VCR input is detected. 0 1
VCR_LEV
Set the Fh variation from nominal for detection of VCR type input. 0 1 2 3
VCR_DET
Status bit. Detect input that is not SCH locked such as consumer type VCR (Read only). 0 1
MAC_DET
Status bit. Macrovision Encoded Data detected as input video source (Read only). 0 1
STCTRL
State machine transition control. 0 1
PAGE 80 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
VBI Control Register B Index 0x3A Mnemonic VBICTLB bit 7 VBISWAP bit 6 bit 5 bit 4 VBIMID bit 3 bit 2 bit 1 bit 0
TT_SYS[1:0]
NEW_CC CC_OVFL YOFFENB COFFENB
COFFENB
Disable control for the C-path clamp control. 0 1 C-path clamp works as normal.* C-path clamp disabled. Y-path clamp works as normal.* Y-path clamp disabled.
YOFFENB
Disable control for the Y-path clamp control.* 0 1
CC_OVFL
Defines when the current CCDAT1,2 data has over written previous data that was not read. (Read Only) 0 1 Current data has not generated an overflow condition. Current data as written over data that was not read.
NEW_CC
Defines when new Closed Caption data is ready for reading from theCCDAT1,2 bytes. (Read Only) 0 1 Current data in CCDAT1,2 has already been read. Current data in CCDAT1,2 is new. When VBIL(0-15) = 3, current line is enabled for WSS slicing.* When VBIL(0-15) = 3, current line is enabled for raw ADC output. Auto Teletext Select.* Teletext System B. Teletext System C. Teletext System D. Same as KS0127 -- First bit sliced is located in MSB position.* First bit sliced (in time) is located in LSB position.
VBIMID
Changes function of WSS enable (per line bases during VBI) to a raw CVBS enable. 0 1
TT_SYS
Select Teletext input system when auto detect is not possible. 0 1 2 3
VBISWAP
Reverse the bit order for data output from the closed caption or Teletext slicer. 0 1
PAGE 81 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Tracking Configuration Controls B Index 0x3B Mnemonic TRACKB bit 7 ALT656 bit 6 VBI_PH bit 5 VBI_FR bit 4 bit 3 bit 2 bit 1 bit 0 AGC_LKG
PH_CTRL VNOISCT
AGC_LPG[1:0]
AGC_LKG
AGC gain tracking loop time constant for initial tracking mode. 0 1 Same as steady state time constant.* 2X faster than selected steady state time constant. Fastest.* Fast. Slow. Slowest. Vertical sync adjusts with all sync phase changes.* Vertical sync large phase errors must occur for 4 lines to activate a phase change. Syncs after the "0" point reference have priority.* Syncs prior to "0" point reference have priority. Frequency tracking independent of this control.* Frequency tracking disabled for VCR head switch lines. Phase tracking independent of this control.* Phase tracking enabled for VCR head switch lines only. Vertical blank size per the ITU 656 Specification (ends at 656 digital line 23).* Vertical blank size same as 60 Hz (ends at 656 digital line (50 Hz) 6).
AGC_LPG
AGC gain steady state tracking loop time constant. 0 1 2 3
VNOISCT
Vertical sync noise control enable. 0 1
PH_CTRL
Controls phase detector response. 0 1
VBI_FR
Disables frequency compensation for VCR head switch lines only. 0 1
VBI_PH
Enables phase compensation for VCR head switch lines only. 0 1
ALT656
Alternate 656 Vertical blank location for 50 Hz video. 0 1
PAGE 82 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
RTC Genlock output signal control Index 0x3C Mnemonic RTC bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
RTC_DTO RTC_PID SEC_POL TDMOD
VCO_BIAS[1:0]
PUMP_BIAS[1:0]
PUMP_BIAS [1:0] VCO_BIAS[1:0] TDMOD
PLL Block Charge Pump bias current control PLL Block VCO bias current control Test bit for chroma demodulation mode. 0 1 Normal operation.* Test mode. Normal* Inversion Same polarity as default PID pin.* Inverted polarity.
SEC_POL
SECAM ID Polarity Control 0 1
RTC_PID
Polarity control for PAL ID transferred within the RTC data stream. 0 1
RTC_DTO
Enables a DTO reset inside the S5D2650 and sends a DTO reset within the RTC data stream. Function is activated on the rising edge of RTC_DTO. 0 1 Function disabled.* Function enabled one time when set to 1.
PAGE 83 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Command Register E Index 0x3D Mnemonic CMDE bit 7 ODFST bit 6 VSALG bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
HCORE[1:0]
CHIPREVID
CHIPREVID
Four additional bits for determination of current Revision and differentiation from the S5D2650 0 C KS0127B S5D2650 Coring function is disabled.* 1 bit of coring. 2 bits of coring. 4 bits of coring. Vertical scaling drops the same lines in the Odd and Even fields -- good for fast motion video.* Vertical scaling drops lines based on the final de-interlaced video. This is a better vertical scaling but may be sensitive to fast motion video. Even field is the first scaled field.* Odd field is the first scaled field.
HCORE
Luma path horizontal coring. Noise limiter for high frequency portion of luma. 0 1 2 3
VSALG
Vertical scaling line dropping algorithm. 0 1
ODFST
Alternate the first scaling line between Odd and Even fields. 0 1
PAGE 84 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
VS Delay Control Index 0x3E Mnemonic VSDEL bit 7 TR_MS bit 6 NOVIDC bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
VSDEL[5:0]
VSDEL[5:0]
When the chip is programmed for digital video input operation, this register provides an offset for the internal line counter to align with input video (VS can be either from the VS pin or from embedded timing code). The register content is unsigned. Allows NOVID bit to be output to PORTB (pin 24). 0 1 Normal operation.* The NOVID bit is output to PORTB if DATAB[2:0]=1 and DIRB=1. Normal operation - Horizontal tracking mode is controlled by the HFSEL[1:0] bits.* Variable tracking modes during locking time.
NOVIDC
TR_MS
Enable alternative initial tracking mode state machine. 0 1
PAGE 85 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Command Register F Index 0x3F Mnemonic CMDF bit 7 bit 6 bit 5 EVAVY bit 4 UVDLEN bit 3 UVDLSL bit 2 REGUD bit 1 TASKB bit 0 CBWI
CTRAPFSC VIPMODE
CBWI
Chroma bandwidth increase. This function should be used for digital video input mode only. 0 1 Normal chroma bandwidth.* Increased chroma bandwidth. Select CCIR 656 timing codes (T-bit is always 1).* Select between task A and B when VBI data is output. If active video is output, T-bit is set to 1(task A). If VBI data is output, T-bit is set to 0 (task B). Registers are updated immediately after being written to.* The following registers and register bits are updated only during the start of vertical sync after they are written to: Index 0x02, indices 0x17 through 0x1D, bit 0 of index 0x04, bits [2:0] and [6:4] of index 0x0E. V is delayed by 1 CK period.* U is delayed by 1 CK period. UVDLSL is disabled.* UVDLSL is enabled. Output of these codes are not affected by EVAV.* These codes are output when EVAV is inactive (line is being dropped by the vertical scaler).
TASKB
Select between task A and B as described in "VIP Specification V. 1.0". 0 1
REGUD
Control register update control. 0 1
UVDLSL
U or V delay control when UVDLEN is set to 1. 0 1
UVDLEN
Enable the function of UVDLSL. 0 1
EVAVY
Control the output of INVALY, INVALU, and INVALV codes when EVAV is inactive. 0 1
VIPMODE
Allows transfer of hardware sliced VBI data as ancillary data during the following line's horizontal blanking period. 0 1 Standard S5D2650 original sliced VBI data transfer.* Optional ancillary sliced VBI data transfer. Chroma trap based on field rate.* Chroma trap based on detected Fsc frequency.
CTRAPFSC
Enable chroma trap location based on Fsc frequency instead of field rate. 0 1
PAGE 86 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
Gamma Base Index 0x40 0x41 : : 0x5F Mnemonic GAMMA0 GAMMA1 : : GAMMA31 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
GAMMA0[7:0] GAMMA1[7:0] : : GAMMA31[7:0]
GAMMA0 -GAMMA31
Gamma correction base. The desired output for 8*N, where N = 0, .., 31, is programmed into GAMMAN. Note that data written into these addresses are simultaneously written into addresses 0xC0 through 0xDF.
Gamma Correction Delta Index 0x60 0x61 : : 0x7F Mnemonic GAMMAD0 GAMMAD1 : : GAMMAD31 bit 7 : : bit 6 : : bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
GAMMAD0[5:0] GAMMAD1[5:0] : : GAMMAD31[5:0]
GAMMAD0 ..GAMMAD31
The Nth location of the 32 locations is programmed with a 6-bit unsigned number which represents the gamma correction delta for the gamma bases N and N + 1. The last location will contain the gamma correction delta for gamma base 31 and presumed base 32 which has the value of 256. Note that data written into these addresses are simultaneously written into addresses 0xE0 through 0xFF.
PAGE 87 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
U/V Gamma Base Index 0xC0 0xC1 : : 0xDF Mnemonic GAMUV0 GAMUV1 : : GAMUV31 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
GAMUV0[7:0] GAMUV1[7:0] : : GAMUV31[7:0]
GAMUV0 -GAMUV31
U and V gamma correction base. The desired output for 8*N, where N = 0, .., 31, is programmed into GAMUVN.
U/V Gamma Correction Delta Index 0xE0 0xE1 : : 0xFF Mnemonic GAMUVD0 GAMUVD1 : : GAMUVD31 bit 7 : : bit 6 : : bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
GAMUVD0[5:0] GAMUVD1[5:0] : : GAMUVD31[5:0]
GAMUVD0 ..GAMUVD31
U and V gamma correction delta. The Nth location of the 32 locations is programmed with a 6-bit unsigned number which represents the gamma correction delta for the gamma bases N and N + 1. The last location will contain the gamma correction delta for gamma base 31 and presumed base 32 which has the value of 256.
PAGE 88 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet ABSOLUTE MAXIMUM RATINGS
Characteristics 3.3-V supply voltage (measured to VSS) 1.8-V supply voltage (measured to VSS) Voltage on any digital pin Ambient operating temperature (case) Storage temperature Junction temperature Vapor phase soldering (1 min.) Symbol VDD3 VDD1 VPIN TA TS TJ Tvsol Value
MULTIMEDIA VIDEO
Units V V V C C C C
-0.5 to + 3.8 -0.5 to + 2.7 -0.5 to (VDD3+0.5) -40 to + 100 -65 to + 150 150 220
Notes: 1.Absolute maximum ratings are limiting values applied individually while all other parameters are within specified operating conditions. 2.Functional operation under any of these conditions is not implied. 3.Applied voltage must be current limited to a specified range.
OPERATING CONDITIONS
Characteristics 3.3-V supply voltage (measured to VSS) 1.8-V supply voltage (measured to VSS) Thermal Impedance (case to ambient) Thermal Impedance (junction to case) Ambient operating temperature, still air Symbol VDD3 VDD1 JA JC TA 0 Min 3.0 1.65 Typ 3.3 1.8 60 12 70 Max 3.6 1.95 Units V V C/W C/W C
PAGE 89 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet ELECTRICAL CHARACTERISTICS
Characteristics Supply +3.3V (Analog+I/O Buffer), normal operation +1.8V (Digital Core), normal operation +3V (Analog+I/O Buffer), power down mode +1.8V (Digital Core), power down mode Analog Characteristics Integral linearity error (AGC/ADC only) Differential linearity error (AGC/ADC only) Total harmonic distortion (4 MHz full scale) Signal to noise ratio (4 MHz full scale) Analog bandwidth (50 IRE to 3 dB point) Input voltage range (peak-peak) 100 IRE input Input resistance AY0-ACB1 Input capacitance for analog video inputs Charge current for offset control Cross talk between analog inputs Video Performance Luminance frequency response (maximum variation to 4.2 MHz - multi burst) FLUMA 1.5 1.5 1.0 800/500 1 1.25 1 20 98-101 -58 -60 -54 EI-ADC ED-ADC THD SNR BW VI(PP) RIN CIN IOFF a 4 0.5 200 10 4 -42 1.0 0.5 54 42 IDD3 IDD1 IDD3 IDD1
*1
MULTIMEDIA VIDEO
Symbol
Min
Typ
*2
Max
*3
Units
90
120 40 32 6
150
mA mA mA mA lsb lsb dB dB MHz
*4
*4
1.5
Vpp k pF A
-50
dB dB % degree kHz % degree IRE ns % dB dB dB
Differential gain - complete chip (Modulated 40 DG IRE ramp) Differential phase - complete chip (Modulated 40 IRE ramp) DP
Chrominance frequency response (3 dB point) - FCHROMA CBWR=0/1 Chroma nonlinear gain distortion (NTC-7 Combination) Chroma nonlinear phase distortion (NTC-7 Combination) Chroma to luma intermodulation (NTC-7 Combination) CNGD CNPD CLI
Chroma luma gain equality (NTC-7 Composite) DELCL Chroma luma delay equality (NTC-7 Composite) AMPCL Noise level for unified weighting 10 kHz-5 MHz NLUMA (100 IRE unmodulated ramp) Chroma AM noise (red field) Chroma PM noise (red field) NCAM NCPM
PAGE 90 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
Characteristics Digital I/O Characteristics Input low voltage Input high voltage Schmitt trigger, negative going threshold (SCLK,SDAT) Schmitt trigger, positive going threshold (SCLK,SDAT) Input low current (VIN = VSS) Input high current(VIN = VDD) Digital output low voltage (I OL=1~24mA) Digital output high voltage (IOH=-1 ~ -24mA) three-state output leakage current Digital output capacitance VIL VIH VTVT+ IIL IIH VOL VOH IOZ COUT 2.4 -10 -10 -10 2.0 0.8 Symbol Min Typ
MULTIMEDIA VIDEO
Max Units
0.8
V V V
2.0 +10 +10 0.4 10 7 30 60
V A A V V A pF pF pF
Maximum capacitance load for digital data pins CL-DATA Maximum capacitance load for CK and CK2 CL-CK outputs Timing Characteristics - Digital Inputs XTALI input pulse width low XTALI input pulse width high Clock and Data Timing Analog video input to digital video output delay Pulse width high for CK Pulse width high for CK2 Delay from rising edge of CK to CK2 Delay from rising edge CK to data change (including pins Y0-Y7, C0-C7, HAV, VAV, EHAV, EVAV, HS1, HS2, VS, ODD, PID, SCH) Minimum hold time from rising edge of CK for data output) Timing Characteristics -IIC Host Interface SCLK clock frequency Capacitive load for each bus line Hold time for START condition Setup time for STOP condition Rise and fall times for SCLK and SDAT SCLK minimum pulse width low SCLK minimum pulse width high SDAT setup time to rising edge of SCLK rSCLK Cb thSTA tsSTO tR, tF tpwlSCLK tpwhSCLK tsSDAT 0.6 0.6 20 1.3 0.6 100 0 tdCHIP tpwhCK tpwhCK2 tCK2 tdD
(CK is output)
tpwlX tpwhX
15 15
20 20 120
ns ns CK 22 44 ns ns ns ns ns ns
15 30
18.5 37 4 7 7
tdD
(CK is input)
thD
0.3
400 400
kHz pF s s
300
ns s s ns
PAGE 91 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
Characteristics SDAT hold time from rising edge of SCLK Symbol thSDAT Min 0 Typ
MULTIMEDIA VIDEO
Max Units ns
Note: AC/DC characteristics provided are per design specifications. Note *1 : In case of CVBS Input Mode Note *2 : In case of S-Video Input Mode Note *3 : In case of Component Input Mode Note *4 : In case of Power Down Mode, I2C interface is still alive.
PAGE 92 OF 95 ELECTRONICS 7/18/03
S5D2650 Data Sheet
MULTIMEDIA VIDEO
tpwhCK CK tpwhCK2 CK2
Figure 41.
Analog Video Input
Digital Video Output
Active video tdCHIP
Blank
Figure 42.
Analog Video Input to Digital Video Output Delay
SDAT
tBUF thSDAT tpwhSCLK tR tsSTO
SCLK
thSDA tpwlSCLK
tsSDAT
Figure 43.
IIC Host Interface Detailed Timing
ELECTRONICS
f
Y,C,HAV VAV,HS,VS ODD,PID, EHAV, EVAV
t
f
Tme
t
t
Data Output
Active video
tF
PAGE 93 OF 95 7/18/03
S5D2650 Data Sheet Application Circuit
VCC FE.BEAD
MULTIMEDIA VIDEO
1.8V
0.1uF
10uF 20 42 43 59 66 VDD1 85 89 93 98 11 12 67 VDD1 9 VDD3
VDD1
VDD3
VDD1
VDD1
VDDD
VDDA
VDDB
VDDP
0.1uF Analog Video Input
84 A Y 0 86 A Y 1 88 A C R 0 90 A C R 1 92 A C B 0 94 A C B 1
VDD1
VDD3
75 0.1uF 24.576MHz 22pF 22pF
97 C O M P 2 7 XTALI 8 XTALO
C7 C6 C5 C4 C3 C2 C1 C0
44 39 38 37 36 35 34 33 3 4 5 17 18 21 22 23 25 26 73 74 76
VCC 10K 10 15 32
13.5MHz 10K
RSTB OEN CKE EXV[7:0] SCH(PORTB) PORTA SCLK SDAT AEX0 AEX1 FILT
24 58 IIC Interface 75 72 69 70 99 80K 5nF 10pF
29 TEST0 T E S T 1 30 S C A N E N 31 T E S T 2 57
1 2 6 13 14 19 40 41 49 50 51 52 60 64 65 77 78 79 80 81 82 83 87 91 95 96 100
VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS
PAGE 94 OF 95 ELECTRONICS 7/18/03
To Frame Buffer Controller
S5D2650X
VAV EVAV EHAV PID CK CK2 ODD VS HAV HS1 CCDAT CCEN HS2
To Frame Buffer
Y7 Y6 Y5 Y4 Y3 Y2 Y1 Y0
56 55 54 53 48 47 46 45
S5D2650 Data Sheet Package Dimension
MULTIMEDIA VIDEO
PAGE 95 OF 95 ELECTRONICS 7/18/03

▲Up To Search▲

Price & Availability of S5D2650

	To Download S5D2650 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .